Initializability analysis of synchronous sequential circuits

被引:11
|
作者
Corno, F [1 ]
Prinetto, P [1 ]
Rebaudengo, M [1 ]
Reorda, MS [1 ]
Squillero, G [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
circuit initialization; evolutionary algorithms;
D O I
10.1145/544536.544538
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article addresses the problem of initializing synchronous sequential circuits, that is, of generating the shortest sequence able to drive the circuit to a known state, regardless of the initial state. Logic initialization is considered, being the only one compatible with current commercial tools. A hybrid Genetic Algorithm is proposed, which combines general ideas from evolutionary computation with specific techniques, well suited to the addressed problem. For the first time, experimental results provide data about the complete set of ISCAS'89 circuits, and show that, despite the inherent algorithm incompleteness, the method is capable of finding the optimum result for the considered circuits. A prototypical tool implementing the algorithm found better results than previous methods.
引用
收藏
页码:249 / 264
页数:16
相关论文
共 50 条
  • [1] ANALYSIS OF SYNCHRONOUS GENERATOR SEQUENTIAL SHORT CIRCUITS
    SRIHARAN, S
    DEOLIVEIRA, SEM
    [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1977, 124 (06): : 549 - 553
  • [2] Analysis and testing of bridging faults in CMOS synchronous sequential circuits
    Miura, Y
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 564 - 570
  • [3] INITIALIZABILITY CONSIDERATION IN SEQUENTIAL MACHINE SYNTHESIS
    CHENG, KT
    AGRAWAL, VD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (03) : 374 - 379
  • [4] Alignability equivalence of synchronous sequential circuits
    Rosenmann, A
    Hanna, Z
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
  • [5] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
    SAWIN, DH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
  • [6] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
    SERVIT, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
  • [7] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [8] FEEDBACK IN SYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
    FRIEDMAN, AD
    [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (03): : 354 - +
  • [9] Synthesis-for-initializability of asynchronous sequential machines
    Singh, M
    Nowick, SM
    [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 232 - 241
  • [10] Preprocessing techniques of ATPG for synchronous sequential circuits
    Xu, CP
    Zhi, L
    Wei, M
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 238 - 242