Initializability analysis of synchronous sequential circuits

被引:11
|
作者
Corno, F [1 ]
Prinetto, P [1 ]
Rebaudengo, M [1 ]
Reorda, MS [1 ]
Squillero, G [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
circuit initialization; evolutionary algorithms;
D O I
10.1145/544536.544538
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article addresses the problem of initializing synchronous sequential circuits, that is, of generating the shortest sequence able to drive the circuit to a known state, regardless of the initial state. Logic initialization is considered, being the only one compatible with current commercial tools. A hybrid Genetic Algorithm is proposed, which combines general ideas from evolutionary computation with specific techniques, well suited to the addressed problem. For the first time, experimental results provide data about the complete set of ISCAS'89 circuits, and show that, despite the inherent algorithm incompleteness, the method is capable of finding the optimum result for the considered circuits. A prototypical tool implementing the algorithm found better results than previous methods.
引用
收藏
页码:249 / 264
页数:16
相关论文
共 50 条
  • [31] On static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
  • [32] Invariant states and redundant logic in synchronous sequential circuits
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (06) : 1171 - 1175
  • [33] MIX: A test generation system for synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
  • [34] Static compaction of test sequences for synchronous sequential circuits
    Xu, CP
    Li, Z
    Mo, W
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
  • [35] FPGA based fault emulation of synchronous sequential circuits
    Ellervee, P
    Raik, J
    Tihhomirov, V
    Ubar, R
    [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 59 - 62
  • [37] On finding undetectable and redundant faults in synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 498 - 503
  • [38] An efficient test relaxation technique for synchronous sequential circuits
    El-Maleh, A
    Al-Utaibi, K
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (06) : 933 - 940
  • [39] An efficient test relaxation technique for synchronous sequential circuits
    El-Maleh, A
    Al-Utaibi, K
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 179 - 185
  • [40] INTEGRATED MAGNETIC CIRCUITS FOR SYNCHRONOUS SEQUENTIAL LOGIC MACHINES
    GIANOLA, UF
    [J]. BELL SYSTEM TECHNICAL JOURNAL, 1960, 39 (02): : 295 - 332