共 50 条
- [31] On static compaction of test sequences for synchronous sequential circuits [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
- [33] MIX: A test generation system for synchronous sequential circuits [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
- [34] Static compaction of test sequences for synchronous sequential circuits [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
- [35] FPGA based fault emulation of synchronous sequential circuits [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 59 - 62
- [37] On finding undetectable and redundant faults in synchronous sequential circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 498 - 503
- [39] An efficient test relaxation technique for synchronous sequential circuits [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 179 - 185
- [40] INTEGRATED MAGNETIC CIRCUITS FOR SYNCHRONOUS SEQUENTIAL LOGIC MACHINES [J]. BELL SYSTEM TECHNICAL JOURNAL, 1960, 39 (02): : 295 - 332