Initializability analysis of synchronous sequential circuits

被引:11
|
作者
Corno, F [1 ]
Prinetto, P [1 ]
Rebaudengo, M [1 ]
Reorda, MS [1 ]
Squillero, G [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
circuit initialization; evolutionary algorithms;
D O I
10.1145/544536.544538
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article addresses the problem of initializing synchronous sequential circuits, that is, of generating the shortest sequence able to drive the circuit to a known state, regardless of the initial state. Logic initialization is considered, being the only one compatible with current commercial tools. A hybrid Genetic Algorithm is proposed, which combines general ideas from evolutionary computation with specific techniques, well suited to the addressed problem. For the first time, experimental results provide data about the complete set of ISCAS'89 circuits, and show that, despite the inherent algorithm incompleteness, the method is capable of finding the optimum result for the considered circuits. A prototypical tool implementing the algorithm found better results than previous methods.
引用
收藏
页码:249 / 264
页数:16
相关论文
共 50 条
  • [21] On the (non-)resetability of synchronous sequential circuits
    Keim, M
    Becker, B
    Stenner, B
    [J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 240 - 245
  • [22] Improved fault emulation for synchronous sequential circuits
    Raik, J
    Ellervee, P
    Tihhomirov, V
    Ubar, R
    [J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 72 - 78
  • [23] Hybrid Fault Simulation for Synchronous Sequential Circuits
    Bernd Becker
    Martin Keim
    Rolf Krieger
    [J]. Journal of Electronic Testing, 1999, 15 : 219 - 238
  • [24] ON FAULT SIMULATION FOR SYNCHRONOUS SEQUENTIAL-CIRCUITS
    POMERANZ, I
    REDDY, SH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 335 - 340
  • [25] Hybrid fault simulation for synchronous sequential circuits
    Becker, B
    Keim, M
    Krieger, R
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238
  • [26] On removing redundant faults in synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 168 - 175
  • [27] Towards the realization of synchronous sequential biological circuits
    Moskon, Miha
    Ciglic, Monika
    Zimic, Nikolaj
    Mraz, Miha
    [J]. MCBC'09: PROCEEDINGS OF THE 10TH WSEAS INTERNATIONAL CONFERENCE ON MATHEMATICS AND COMPUTERS IN BIOLOGY AND CHEMISTRY, 2009, : 136 - +
  • [28] Deriving approximate circuits for TMR technique applied to synchronous sequential circuits
    Ostanin, Sergey A.
    Matrosova, Angela Yu
    Andreeva, Valentina V.
    [J]. VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2023, (62): : 124 - 131
  • [29] Modified test generation methods for synchronous sequential circuits
    Kemamalini, A.
    Seshasayanan, R.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [30] Templates: A test generation procedure for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79