共 50 条
- [21] On the (non-)resetability of synchronous sequential circuits [J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 240 - 245
- [22] Improved fault emulation for synchronous sequential circuits [J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 72 - 78
- [23] Hybrid Fault Simulation for Synchronous Sequential Circuits [J]. Journal of Electronic Testing, 1999, 15 : 219 - 238
- [25] Hybrid fault simulation for synchronous sequential circuits [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238
- [26] On removing redundant faults in synchronous sequential circuits [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 168 - 175
- [27] Towards the realization of synchronous sequential biological circuits [J]. MCBC'09: PROCEEDINGS OF THE 10TH WSEAS INTERNATIONAL CONFERENCE ON MATHEMATICS AND COMPUTERS IN BIOLOGY AND CHEMISTRY, 2009, : 136 - +
- [28] Deriving approximate circuits for TMR technique applied to synchronous sequential circuits [J]. VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2023, (62): : 124 - 131
- [29] Modified test generation methods for synchronous sequential circuits [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
- [30] Templates: A test generation procedure for synchronous sequential circuits [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79