DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS

被引：2
|
作者：
SAWIN, DH [1 ]
机构：
[1] USA,ELECTR COMMAND,COMMUN AUTOM DATA PROC LAB,FT MONMOUTH,NJ 07703
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1975年 / C 24卷 / 05期
关键词：
D O I：
10.1109/T-C.1975.224262
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：567 / 570
页数：4
相关论文
共 50 条
  • [1] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [2] DESIGN OF DIAGNOSTIC TESTS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
    TYURIN, AV
    [J]. AUTOMATION AND REMOTE CONTROL, 1974, 35 (07) : 1132 - 1140
  • [3] Nonscan design for testability for synchronous sequential circuits based on conflict resolution
    Xiang, D
    Xu, Y
    Fujiwara, H
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (08) : 1063 - 1075
  • [4] Initializability analysis of synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
  • [5] Alignability equivalence of synchronous sequential circuits
    Rosenmann, A
    Hanna, Z
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
  • [6] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
    SERVIT, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
  • [7] FEEDBACK IN SYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
    FRIEDMAN, AD
    [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (03): : 354 - +
  • [8] Design-for-testability for synchronous sequential circuits using locally available lines
    Pomeranz, I
    Reddy, SM
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 983 - 984
  • [9] Design-for-testability for synchronous sequential circuits that maintains functional switching activity
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 181 - +
  • [10] On masking of redundant faults in synchronous sequential circuits with design-for-testability logic
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 288 - 294
12345