DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS

被引：2
|
作者：
SAWIN, DH [1 ]
机构：
[1] USA,ELECTR COMMAND,COMMUN AUTOM DATA PROC LAB,FT MONMOUTH,NJ 07703
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1975年 / C 24卷 / 05期
关键词：
D O I：
10.1109/T-C.1975.224262
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：567 / 570
页数：4
相关论文
共 50 条
  • [31] Design of totally self-checking code-disjoint synchronous sequential circuits
    Greblicki, JW
    Piestrak, SJ
    [J]. DEPENDABLE COMPUTING - EDCC-3, 1999, 1667 : 251 - 266
  • [32] Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions
    Khan, Mozammel H. A.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (11) : 2278 - 2286
  • [33] Deriving approximate circuits for TMR technique applied to synchronous sequential circuits
    Ostanin, Sergey A.
    Matrosova, Angela Yu
    Andreeva, Valentina V.
    [J]. VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2023, (62): : 124 - 131
  • [34] DESIGN OF SEQUENTIAL LOGIC CIRCUITS
    WALKER, BS
    [J]. RADIO AND ELECTRONIC ENGINEER, 1974, 44 (01): : 45 - 49
  • [35] Static compaction of test sequences for synchronous sequential circuits
    Xu, CP
    Li, Z
    Mo, W
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
  • [36] MIX: A test generation system for synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
  • [37] Modified test generation methods for synchronous sequential circuits
    Kemamalini, A.
    Seshasayanan, R.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [38] Templates: A test generation procedure for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79
  • [39] Invariant states and redundant logic in synchronous sequential circuits
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (06) : 1171 - 1175
  • [40] On static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
12345