A new method of test generation for sequential circuits

被引:2
|
作者
Hou, Yanli [1 ]
Zhao, Chunhui [1 ]
Liao, Yanping [1 ]
机构
[1] Harbin Engn Univ, Sch Informat & Commun Engn, Harbin, Peoples R China
关键词
D O I
10.1109/ICCCAS.2006.285109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The constant development of integrated circuits makes the automatic test pattern generation problem of sequential circuits a challenging area. Test generation procedures based on genetic algorithm (GA) have been showed to be effective in achieving high fault coverage. This paper presents a new approach to the test generation,for synchronous sequential circuits. In this work, we address the problem of the automation test sequences generation based on particle swarm optimization (PSO) and fault simulation for sequential circuits. We emphasize three aspects: initialization, test sequence generation and test set compaction. Experimental results illustrate the effectiveness of the approach. PSO-based STPG is generally superior to GA-based STPG in terms of achieved fault coverage and required CPU time.
引用
收藏
页码:2181 / 2185
页数:5
相关论文
共 50 条
  • [1] NEW HEURISTIC TEST GENERATION ALGORITHM FOR SEQUENTIAL CIRCUITS
    ARIMA, T
    TSUBOYA, M
    AMAMIYA, G
    OKUDA, J
    [J]. NEC RESEARCH & DEVELOPMENT, 1975, (36): : 59 - 67
  • [2] A new class of sequential circuits with acyclic test generation complexity
    Ooi, Chia Yee
    Fujiwara, Hideo
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 425 - 431
  • [3] A new class of sequential circuits with combinational test generation complexity
    Fujiwara, H
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (09) : 895 - 905
  • [4] Diagnostic test generation for sequential circuits
    Yu, XM
    Wu, J
    Rudnick, EM
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 225 - 234
  • [5] An algorithmic test generation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Matsumoto, Y
    Kinoshita, K
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 22 - 27
  • [6] A method of test generation for path delay faults in balanced sequential circuits
    Ohtake, S
    Miwa, S
    Fujiwara, H
    [J]. 20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 321 - 327
  • [7] Functional test generation for synchronous sequential circuits
    Srinivas, MK
    Jacob, J
    Agrawal, VD
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (07) : 831 - 843
  • [8] TEST-GENERATION FOR SEQUENTIAL-CIRCUITS
    MA, HKT
    DEVADAS, S
    NEWTON, AR
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (10) : 1081 - 1093
  • [9] FsmTest: Functional test generation for sequential circuits
    Buonanno, G
    Fummi, F
    Sciuto, D
    Lombardi, F
    [J]. INTEGRATION-THE VLSI JOURNAL, 1996, 20 (03) : 303 - 325
  • [10] Diagnostic test pattern generation for sequential circuits
    Hartanto, I
    Boppana, V
    Patel, JH
    Fuchs, WK
    [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 196 - 202