Static divided word matching line for low-power content addressable memory design

被引:0
|
作者
Cheng, KH
Wei, CH
Jiang, SY
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a novel Content Addressable Memory (CAM) word structure with divided word matching line for low-power application is proposed. To reduce the comparison power consumption, the proposed CAM word structure adopts static circuit design to improve the overall system reliability and reduce the power consumption. In addition, a new CAM cell with single bit line circuit design is proposed. The single bit line design requires only one heavy loading bit line, and prevents the frequently switching that designed in conventional basic CAM cell. Based on TSMC 0.25 mum CMOS process with 2.5 V supply voltage, a 128 words by 32 bits CAM is designed. The simulation result shows that the power consumption of the proposed CAM is 17.12 mW under 300 MHz operation frequency.
引用
收藏
页码:629 / 632
页数:4
相关论文
共 50 条
  • [1] Low-Power Content Addressable Memory
    Sorin, Daniel J.
    COMPUTER, 2018, 51 (03) : 8 - 9
  • [2] Design of low-power Content-Addressable Memory cell
    Cheng, KH
    Wei, CH
    Chen, YW
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1447 - 1450
  • [3] Master-Slave Match Line Design for Low-Power Content-Addressable Memory
    Chang, Yen-Jen
    Wu, Tung-Chi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1740 - 1749
  • [4] Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line
    Baeg, Sanghyeon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1485 - 1494
  • [5] A low-power adiabatic Content-Addressable Memory
    Zhang, Sheng
    Hu, Jianping
    Zhou, Dong
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1031 - 1034
  • [6] Low-Power Content-Addressable Memory Design Using a Double Match-Line (DML) Architecture
    Lin, Ya-Chun
    Chang, Yen-Jen
    Wu, Tung-Chi
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 425 - 428
  • [7] Low Power High Performance Match Line Design of Content Addressable Memory
    Kim, Hyunju
    Kim, Hyungtak
    Kim, Youngmin
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 347 - 348
  • [8] Low-Power Dynamic Memory Word Line Decoding for Static Random Access Memories
    Samson, Giby
    Ananthapadmanabhan, Nagaraj
    Badrudduza, Sayeed A.
    Clark, Lawrence T.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2524 - 2532
  • [9] Precharge-Free, Low-Power Content-Addressable Memory
    Zackriya, Mohammed, V
    Kittur, Harish M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2614 - 2621
  • [10] Dual bit control low-power dynamic content addressable memory design for IoT applications
    Satti, V. V. Satyanarayana
    Sriadibhatla, Sridevi
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (02) : 1274 - 1283