共 50 条
- [2] Design of Low Power Content Addressable Memory using Charge Sharing Master Slave Match Line 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1405 - 1409
- [3] Low-Power Content-Addressable Memory Design Using a Double Match-Line (DML) Architecture 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 425 - 428
- [4] Design of low-power Content-Addressable Memory cell PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1447 - 1450
- [5] A low-power adiabatic Content-Addressable Memory 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1031 - 1034
- [7] A Low-Power Ternary Content-Addressable Memory Using Pulse Current Based Match-Line Sense Amplifiers 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [8] Use of selective precharge for low-power on the match lines of content-addressable memories INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 1997, : 64 - 68
- [9] Low Power High Performance Match Line Design of Content Addressable Memory 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 347 - 348
- [10] Low-power and low-voltage fully parallel content-addressable memory PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 373 - 376