Master-Slave Match Line Design for Low-Power Content-Addressable Memory

被引:14
|
作者
Chang, Yen-Jen [1 ]
Wu, Tung-Chi [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung 402, Taiwan
关键词
Charge refill minimization; content-addressable memory (CAM); low-power; master-slave architecture; match line (ML); TCAM;
D O I
10.1109/TVLSI.2014.2345512
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Content-addressable memory (CAM) is a hardware storage commonly used in the fast lookup applications. However, the parallel comparison feature costs the CAM memory large power consumption. In this paper, we propose a new CAM word architecture, called master-slave match line (MSML) design, which aims to combine the master-slave architecture and charge refill minimization technique to reduce the CAM power dissipated in the match lines (MLs). Unlike the conventional design, where only one single ML is used, our design uses one master-ML (MML) and several slave-MLs (SMLs) to perform the search operation. By sharing the MML charge with only the mismatched SML, our design can minimize the MML charge refill swing, such that the ML power consumption can be reduced effectively. Theoretically, the ML power saving is at least 50%, which is independent of the search pattern and match case. Compared with the conventional NOR-type CAM design, the simulation results show that the MSML design with the best configuration can reduce the ML energy consumption by range 7%-57%, which increases with the word size. In addition, we further propose a modified CAM cell to facilitate the MSML match performance, i.e., MSMLhp design, which can even result in 28% and 69% energy-delay product improvement compared with the original MSML and traditional CAM designs in the 128-bit word size case.
引用
收藏
页码:1740 / 1749
页数:10
相关论文
共 50 条
  • [31] Low-power content addressable memory design using two-layer P-N match-line control and sensing
    Hussain, Sheikh Wasmir
    Mahendra, Telajala Venkata
    Mishra, Sandeep
    Dandapat, Anup
    INTEGRATION-THE VLSI JOURNAL, 2020, 75 : 73 - 84
  • [32] Low-power priority encoder and multiple match detection circuit for ternary content addressable memory
    Mohan, Nitin
    Fung, Wilson
    Sachdev, Manoj
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 253 - +
  • [33] Design and Analysis of Low-Power and Area-Efficient Master-Slave Flip-Flop
    Krishna, G. Rajesh
    Lorenzo, Rohit
    IETE JOURNAL OF RESEARCH, 2024, 70 (10) : 7889 - 7898
  • [34] Match sensing using match-line stability in content-addressable memories (CAM)
    Tyshchenko, Oleksiy
    Sheikholeslami, Ali
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (09) : 1972 - 1981
  • [35] A Non-Volatile Ternary Content-Addressable Memory Cell for Low-Power and Variation-Toleration Operation
    Cho, Dooho
    Kim, Kyungmin
    Yoo, Changsik
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (02)
  • [36] A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories
    Arsovski, I
    Sheikholeslami, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) : 1958 - 1966
  • [37] Low power content addressable memory using common match line scheme for high performance processors
    Muralidharan, K.
    Maheswari, S. Uma
    Balakumaran, T.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 120 (2-3) : 183 - 194
  • [38] Low-power ternary content-addressable memory design based on a voltage self-controlled fin field-effect transistor segment
    Chang, Yen-Jen
    Tsai, Kun-Lin
    Cheng, Yu-Cheng
    Lu, Meng-Rong
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 81
  • [39] Low Match-Line Voltage Swing Technique for Content Addressable Memory
    Mahendra, Telajala Venkata
    Hussain, Sheikh Wasmir
    Mishra, Sandeep
    Dandapat, Anup
    2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 325 - 329
  • [40] A High Speed and Low Power Content-addressable Memory(CAM) Using Pipelined Scheme
    Jiang, Shixiong
    Yan, Pengzhan
    Sridhar, Ramalingam
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 345 - 349