A low-power adiabatic Content-Addressable Memory

被引：0
|
作者：
Zhang, Sheng [1 ]
Hu, Jianping [1 ]
Zhou, Dong [1 ]
机构：
[1] Ningbo Univ, Fac Informat Sci & Technol, Ningbo 315211, Zhejiang, Peoples R China
来源：
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3 | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a novel CAM (Content-Addressable Memory) using CPAL (Complementary Pass-Transistor Adiabatic Logic) circuits. All circuits except for CAM cells are realized using CPAL circuits. The match-lines are driven using bootstrapped NMOS switches. The charge of large node capacitance on match-lines, bit-lines, word-lines, and address-lines is well recovered in fully adiabatic manner. The power consumption of the proposed CAM is greatly reduced. Simulations show that the proposed CAM attains energy saving of 84% to 92% for search operation compared to the conventional CMOS implementation from 10MHz to 100MHz.
引用
收藏
页码：1031 / 1034
页数：4
相关论文
共 50 条
  • [1] Design of low-power Content-Addressable Memory cell
    Cheng, KH
    Wei, CH
    Chen, YW
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1447 - 1450
  • [2] Precharge-Free, Low-Power Content-Addressable Memory
    Zackriya, Mohammed, V
    Kittur, Harish M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2614 - 2621
  • [3] Low-power and low-voltage fully parallel content-addressable memory
    Lin, CS
    Chen, KH
    Liu, BD
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 373 - 376
  • [4] A low-power precomputation-based fully parallel content-addressable memory
    Lin, CS
    Chang, JC
    Liu, BD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) : 654 - 662
  • [5] Flexible low-power digital signal processor based on a content-addressable memory
    1990, Publ by Elsevier Science Publishers B.V., Amsterdam, Neth
  • [6] A Low-Power Content-Addressable Memory Based on Clustered-Sparse Networks
    Jarollahi, Hooman
    Gripon, Vincent
    Onizawa, Naoya
    Gross, Warren J.
    PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 305 - 308
  • [7] Low-Power Content Addressable Memory
    Sorin, Daniel J.
    COMPUTER, 2018, 51 (03) : 8 - 9
  • [8] Master-Slave Match Line Design for Low-Power Content-Addressable Memory
    Chang, Yen-Jen
    Wu, Tung-Chi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1740 - 1749
  • [9] Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line
    Baeg, Sanghyeon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1485 - 1494
  • [10] Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks
    Jarollahi, Hooman
    Gripon, Vincent
    Onizawa, Naoya
    Gross, Warren J.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 642 - 653
12345