Static divided word matching line for low-power content addressable memory design

被引:0
|
作者
Cheng, KH
Wei, CH
Jiang, SY
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a novel Content Addressable Memory (CAM) word structure with divided word matching line for low-power application is proposed. To reduce the comparison power consumption, the proposed CAM word structure adopts static circuit design to improve the overall system reliability and reduce the power consumption. In addition, a new CAM cell with single bit line circuit design is proposed. The single bit line design requires only one heavy loading bit line, and prevents the frequently switching that designed in conventional basic CAM cell. Based on TSMC 0.25 mum CMOS process with 2.5 V supply voltage, a 128 words by 32 bits CAM is designed. The simulation result shows that the power consumption of the proposed CAM is 17.12 mW under 300 MHz operation frequency.
引用
收藏
页码:629 / 632
页数:4
相关论文
共 50 条
  • [41] Sky-TCAM: Low-Power Skyrmion-Based Ternary Content Addressable Memory
    Zhang, Ruifu
    Tang, Chunli
    Sun, Xiaozhen
    Li, Mengyuan
    Jin, Wencan
    Li, Peng
    Cheng, Xiaomin
    Hu, X. Sharon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (07) : 3517 - 3522
  • [42] A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme
    Pagiamtzis, K
    Sheikholeslami, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) : 1512 - 1519
  • [43] Low Power Spintronic Ternary Content Addressable Memory
    Gnawali, Krishna Prasad
    Mozaffari, Seyed Nima
    Tragoudas, Spyros
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (06) : 1206 - 1216
  • [44] Static Power Analysis and Estimation in Ternary Content Addressable Memory Cells
    Kudithipudil, Dhireesha
    John, Eugene
    JOURNAL OF LOW POWER ELECTRONICS, 2007, 3 (03) : 293 - 301
  • [45] Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing
    Chen, Ting-Sheng
    Lee, Ding-Yuan
    Liu, Tsung-Te
    Wu, An-Yeu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (10) : 1661 - 1672
  • [46] Design of Low Power Memory Architecture Using 4T Content Addressable Memory Cell
    Ramakrishna, Pasula
    Rajendar, S.
    Malladhi, Nagarjuna
    2017 4TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2017,
  • [47] A Specialized Static Content Addressable Memory for Longest Prefix Matching in Internet Protocol Routing
    Maurya, Satendra Kumar
    Clark, Lawrence T.
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (03) : 350 - 363
  • [48] Low power dual matchline ternary content addressable memory
    Manon, N
    Sachdev, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 633 - 636
  • [49] Use of selective precharge for low-power content-addressable memories
    Zukowski, CA
    Wang, SY
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1788 - 1791
  • [50] SWITCHED-CURRENT LOW-POWER FAST ADDRESSABLE ANALOG MEMORY
    LACHARTRE, D
    ELECTRONICS LETTERS, 1995, 31 (21) : 1808 - 1809