Static divided word matching line for low-power content addressable memory design

被引:0
|
作者
Cheng, KH
Wei, CH
Jiang, SY
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a novel Content Addressable Memory (CAM) word structure with divided word matching line for low-power application is proposed. To reduce the comparison power consumption, the proposed CAM word structure adopts static circuit design to improve the overall system reliability and reduce the power consumption. In addition, a new CAM cell with single bit line circuit design is proposed. The single bit line design requires only one heavy loading bit line, and prevents the frequently switching that designed in conventional basic CAM cell. Based on TSMC 0.25 mum CMOS process with 2.5 V supply voltage, a 128 words by 32 bits CAM is designed. The simulation result shows that the power consumption of the proposed CAM is 17.12 mW under 300 MHz operation frequency.
引用
收藏
页码:629 / 632
页数:4
相关论文
共 50 条
  • [21] Synthesis and Design of Parameter Extractors for Low-Power Pre-Computation-Based Content-Addressable Memory
    Ruan, Shanq-Jang
    Hsieh, Jui-Yuan
    Lee, Chia-Han
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (10): : 1249 - 1257
  • [22] Adiabatic Logic Based Low-Power Precomputation-Based Content Addressable Memory Parameter Extractor Design
    Sun, Chi-Chia
    Wang, Cheng-Chih
    JOURNAL OF LOW POWER ELECTRONICS, 2018, 14 (03) : 439 - 447
  • [23] Low-power content addressable memory design using two-layer P-N match-line control and sensing
    Hussain, Sheikh Wasmir
    Mahendra, Telajala Venkata
    Mishra, Sandeep
    Dandapat, Anup
    INTEGRATION-THE VLSI JOURNAL, 2020, 75 : 73 - 84
  • [24] Comparative Analysis of Parameter Extractor for Low-Power Precomputation Based Content Addressable Memory
    R. Mythili
    P. Kalpana
    Wireless Personal Communications, 2020, 111 : 1313 - 1326
  • [25] A Low-Power Split-Controlled Single Ended Storage Content Addressable Memory
    Mahendra, Telajala Venkata
    Hussain, Sheikh Wasmir
    Mishra, Sandeep
    Dandapat, Anup
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 369 - 372
  • [26] New Precharge-free and Low-power Matchline Structure of Content Addressable Memory
    Lee, Sanghyun
    Kim, Youngmin
    2021 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2021,
  • [27] Comparative Analysis of Parameter Extractor for Low-Power Precomputation Based Content Addressable Memory
    Mythili, R.
    Kalpana, P.
    WIRELESS PERSONAL COMMUNICATIONS, 2020, 111 (02) : 1313 - 1326
  • [28] Flexible low-power digital signal processor based on a content-addressable memory
    1990, Publ by Elsevier Science Publishers B.V., Amsterdam, Neth
  • [29] A low-power precomputation-based fully parallel content-addressable memory
    Lin, CS
    Chang, JC
    Liu, BD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) : 654 - 662
  • [30] A Low-Power Content-Addressable Memory Based on Clustered-Sparse Networks
    Jarollahi, Hooman
    Gripon, Vincent
    Onizawa, Naoya
    Gross, Warren J.
    PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 305 - 308