A statistical fault coverage metric for realistic path delay faults

被引:0
|
作者
Qiu, WQ [1 ]
Lu, X [1 ]
Wang, J [1 ]
Li, Z [1 ]
Walker, DMH [1 ]
Shi, WP [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The path delay fault model is the most realistic model for delay faults. Testing all the paths in a circuit achieves 100% delay fault coverage according to traditional path delay fault coverage metrics. These metrics result in unrealistically low fault coverage if only a subset of paths is tested, and the real test quality is not reflected. For example, the traditional path delay fault coverage of any practical test for circuit c6288 is close to 0 because this circuit has an exponential number of paths. In this paper, a statistical and realistic path delay fault coverage metric is presented. Then the quality of several existing test sets (path selection methods) is evaluated in terms of local and global delay faults using this metric, in comparison with the transition fault and traditional path delay fault coverage metrics.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [31] A comment on "Improving a nonenumerative method to estimate path delay fault coverage"
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (05) : 665 - 666
  • [32] On the ZBDD-based nonenumerative path delay fault coverage calculation
    Kocan, F
    Gunes, MH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1137 - 1143
  • [33] Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (02) : 544 - 552
  • [34] Diagnosis of path delay faults
    Sivaraman, M
    Strojwas, AJ
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 769 - 772
  • [35] An exact non-enumerative fault simulator for path-delay faults
    Gharaybeh, MA
    Bushnell, ML
    Agrawal, VD
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 276 - 285
  • [36] Fault-tolerant Synchronous FSM Network Design for Path Delay Faults
    Ostanin, S.
    Andreeva, V.
    Butorina, N.
    Tretyakov, D.
    PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
  • [37] Path Selection for Transition Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409
  • [38] Design-for-testability for improved path delay fault coverage of critical paths
    Pomeranz, Irith
    Reddy, Sudhakar M.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 175 - +
  • [39] A new classification of path-delay fault testability in terms of stuck-at faults
    Subhashis Majumder
    Bhargab B. Bhattacharya
    Vishwani D. Agrawal
    Michael L. Bushnell
    Journal of Computer Science and Technology, 2004, 19 : 955 - 964
  • [40] A new classification of path-delay fault testability in terms of stuck-at faults
    Majumder, S
    Bhattacharya, BB
    Agrawal, VD
    Bushnell, ML
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2004, 19 (06) : 955 - 964