A comment on "Improving a nonenumerative method to estimate path delay fault coverage"

被引：0

作者：

Pomeranz, I ^{[1
]}

Reddy, SM ^{[1
]}

机构：

[1] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1999年 / 18卷 / 05期

关键词：

fault simulation; path delay faults;

D O I：

10.1109/43.759083

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A method to estimate the coverage of path delay faults obtained by a given test set, without enumerating paths is described. The number of detected faults was estimated by using new lines. A similar method that considers the tuple of lines instead of single lines is compared with the previous method. The nonenumerative path delay fault simulator of the method is based on increasing the accuracy of the fault coverage estimate obtained from the zero-order approximation by considering tuples of lines instead of single lines.

引用

页码：665 / 666

页数：2

共 50 条

[1] Improving a nonenumerative method to estimate path delay fault coverage
Heragu, K
Agrawal, VD
Bushnell, ML
Patel, JH
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 759 - 762
[2] AN EFFICIENT NONENUMERATIVE METHOD TO ESTIMATE THE PATH DELAY-FAULT COVERAGE IN COMBINATIONAL-CIRCUITS
POMERANZ, I
REDDY, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (02) : 240 - 250
[3] Nonenumerative path delay fault coverage estimation with optimal algorithms
Kagaris, D
Tragoudas, S
Karayiannis, D
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 366 - 371
[4] On the ZBDD-based nonenumerative path delay fault coverage calculation
Kocan, F
Gunes, MH
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1137 - 1143
[5] A new method for improving path delay fault coverage
Bateni, Z.
Pedram, H.
IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY TRANSACTION B-ENGINEERING, 2006, 30 (B2): : 199 - 206
[6] On the nonenumerative path delay fault simulation problem
Kagaris, D
Tragoudas, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (09) : 1095 - 1101
[7] Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms
Kagaris, D
Tragoudas, S
Karayiannis, D
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 309 - 315
[8] Improving path delay fault testability by path removal
Sparmann, U
Koller, L
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 200 - 208
[9] A nonenumerative ATPG for functionally sensitizable path delay faults
Karayiannis, D
Tragoudas, S
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 440 - 445
[10] NEST - A NONENUMERATIVE TEST-GENERATION METHOD FOR PATH DELAY FAULTS IN COMBINATIONAL-CIRCUITS
POMERANZ, I
REDDY, SM
UPPALURI, P
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1505 - 1515

← 1 2 3 4 5 →