A statistical fault coverage metric for realistic path delay faults

被引:0
|
作者
Qiu, WQ [1 ]
Lu, X [1 ]
Wang, J [1 ]
Li, Z [1 ]
Walker, DMH [1 ]
Shi, WP [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The path delay fault model is the most realistic model for delay faults. Testing all the paths in a circuit achieves 100% delay fault coverage according to traditional path delay fault coverage metrics. These metrics result in unrealistically low fault coverage if only a subset of paths is tested, and the real test quality is not reflected. For example, the traditional path delay fault coverage of any practical test for circuit c6288 is close to 0 because this circuit has an exponential number of paths. In this paper, a statistical and realistic path delay fault coverage metric is presented. Then the quality of several existing test sets (path selection methods) is evaluated in terms of local and global delay faults using this metric, in comparison with the transition fault and traditional path delay fault coverage metrics.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [11] PARALLEL PATTERN FAULT SIMULATION OF PATH DELAY FAULTS
    SCHULZ, MH
    FINK, F
    FUCHS, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 357 - 363
  • [12] A statistical model for path delay faults in VLSI circuits
    Hamad, M
    Landis, D
    PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 388 - 392
  • [13] On Bias in Transition Coverage of Test Sets for Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 349 - 352
  • [14] Transition path delay faults: A new path delay fault model for small and large delay defects
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (01) : 98 - 107
  • [15] A new method for improving path delay fault coverage
    Bateni, Z.
    Pedram, H.
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY TRANSACTION B-ENGINEERING, 2006, 30 (B2): : 199 - 206
  • [16] Improving diagnostic resolution of delay faults using path delay fault model
    Majhi, AK
    Gronthoud, G
    Hora, C
    Lousberg, M
    Valer, P
    Eichenberger, S
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 345 - 350
  • [17] Diagnosis of path delay faults based on low-coverage tests
    Pomeranz, I.
    Reddy, S. M.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (02): : 89 - 103
  • [18] Exact Path Delay Fault Coverage Calculation of Partitioned Circuits
    Kocan, Fatih
    Li, Lun
    Saab, Daniel G.
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (06) : 858 - 864
  • [19] Exact path delay fault coverage with fundamental ZBDD operations
    Padmanaban, S
    Michael, MK
    Tragoudas, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) : 305 - 316
  • [20] Color counting and its application to path delay fault coverage
    Deodhar, J
    Tragoudas, S
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 378 - 383