A statistical fault coverage metric for realistic path delay faults

被引:0
|
作者
Qiu, WQ [1 ]
Lu, X [1 ]
Wang, J [1 ]
Li, Z [1 ]
Walker, DMH [1 ]
Shi, WP [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The path delay fault model is the most realistic model for delay faults. Testing all the paths in a circuit achieves 100% delay fault coverage according to traditional path delay fault coverage metrics. These metrics result in unrealistically low fault coverage if only a subset of paths is tested, and the real test quality is not reflected. For example, the traditional path delay fault coverage of any practical test for circuit c6288 is close to 0 because this circuit has an exponential number of paths. In this paper, a statistical and realistic path delay fault coverage metric is presented. Then the quality of several existing test sets (path selection methods) is evaluated in terms of local and global delay faults using this metric, in comparison with the transition fault and traditional path delay fault coverage metrics.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [41] Fast and effective fault simulation for path delay faults based on selected testable paths
    Xiang, Dong
    Zhao, Yang
    Li, Kaiwei
    Fujiwara, Hideo
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 707 - +
  • [42] Propagation delay fault: A new fault model to test delay faults
    Lin, Xijiang
    Rajski, Janusz
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 178 - 183
  • [43] A probabilistic model for path delay faults
    Wu, CW
    Su, CY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 70 - 75
  • [44] ATPG for path delay faults without path enumeration
    Michael, M
    Tragoudas, S
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 384 - 389
  • [45] Layout-aware scan chain synthesis for improved path delay fault coverage
    Gupta, P
    Kahng, AB
    Mandoiu, I
    Sharma, P
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 754 - 759
  • [46] Layout-aware scan chain synthesis for improved path delay fault coverage
    Gupta, P
    Kahng, AB
    Mandoiu, II
    Sharma, P
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1104 - 1114
  • [47] Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (09) : 1449 - 1453
  • [48] Statistical structures on metric path spaces
    Mircea Crasmareanu
    Cristina-Elena Hreţcanu
    Chinese Annals of Mathematics, Series B, 2012, 33 : 889 - 902
  • [49] Statistical structures on metric path spaces
    Crasmareanu, Mircea
    Hretcanu, Cristina-Elena
    CHINESE ANNALS OF MATHEMATICS SERIES B, 2012, 33 (06) : 889 - 902
  • [50] Statistical Structures on Metric Path Spaces
    Mircea CRASMAREANU
    Cristina-Elena HRET CANU
    Chinese Annals of Mathematics,Series B, 2012, 33 (06) : 889 - 902