A statistical model for path delay faults in VLSI circuits

被引：1
|
作者：
Hamad, M [1 ]
Landis, D [1 ]
机构：
[1] UNIV S FLORIDA,COLL ENGN,TAMPA,FL 33620
来源：
PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY | 1996年
关键词：
D O I：
10.1109/SECON.1996.510096
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：388 / 392
页数：3
相关论文
共 50 条
  • [1] A statistical methodology for modeling and analysis of path delay faults in VLSI circuits
    Hamad, M
    Al-Arian, S
    Landis, D
    COMPUTERS & ELECTRICAL ENGINEERING, 1997, 23 (05) : 319 - 328
  • [2] Modeling and analysis of path delay faults in VLSI circuits: A statistical approach
    Hamad, M
    Cherri, AK
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 587 - 590
  • [3] Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits
    A. Yu. Matrosova
    V. B. Lipskii
    Automation and Remote Control, 2015, 76 : 658 - 667
  • [4] Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits
    Matrosova, A. Yu.
    Lipskii, V. B.
    AUTOMATION AND REMOTE CONTROL, 2015, 76 (04) : 658 - 667
  • [5] A DFT approach for path delay faults in interconnected circuits
    Pomeranz, I
    Reddy, SM
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 72 - 75
  • [6] On redundant path delay faults in synchronous sequential circuits
    Tekumalla, RC
    Menon, PR
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 277 - 282
  • [7] A novel algorithm for testing crosstalk induced delay faults in VLSI circuits
    Aniket
    Arunachalam, R
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 479 - 484
  • [8] A probabilistic model for path delay faults
    Wu, CW
    Su, CY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 70 - 75
  • [9] A novel delay model of CMOS VLSI circuits
    Chang, Jian
    Johnson, Louis G.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 481 - +
  • [10] Methods for testing path delay and static faults in RSFQ circuits
    Li, Mingye
    Wang, Fangzhou
    Gupta, Sandeep
    2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
12345