A statistical model for path delay faults in VLSI circuits

被引：1

作者：

Hamad, M ^{[1
]}

Landis, D ^{[1
]}

机构：

[1] UNIV S FLORIDA,COLL ENGN,TAMPA,FL 33620

来源：

PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY | 1996年

关键词：

D O I：

10.1109/SECON.1996.510096

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

引用

页码：388 / 392

页数：3

共 50 条

[41] NEST - A NONENUMERATIVE TEST-GENERATION METHOD FOR PATH DELAY FAULTS IN COMBINATIONAL-CIRCUITS
POMERANZ, I
REDDY, SM
UPPALURI, P
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1505 - 1515
[42] Design-for-testability for path delay faults in large combinational circuits using test points
Pomeranz, I
Reddy, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (04) : 333 - 343
[43] An efficient multi-objective genetic algorithm for low power testing of crosstalk delay faults in VLSI circuits
Jayanthy, S.
Bhuvaneswari, M.C.
Advances in Modelling and Analysis B, 2011, 54 (1-2): : 28 - 48
[44] Design-for-testability for path delay faults in large combinational circuits using test points
Univ of Iowa, Iowa City, United States
IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (333-343):
[45] ATPG for path delay faults without path enumeration
Michael, M
Tragoudas, S
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 384 - 389
[46] Statistical estimation of the switching activity in VLSI circuits
Najm, FN
Xakellis, MG
VLSI DESIGN, 1998, 7 (03) : 243 - 254
[47] A statistical performance simulation methodology for VLSI circuits
Orshansky, M
Chen, JC
Hu, CM
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 402 - 407
[48] Statistical timing driven partitioning for VLSI circuits
Ababei, C
Bazargan, K
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1109 - 1109
[49] Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation
Liu, Bao
Wang, Lu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1577 - 1590
[50] AN APPROACH TO THE ANALYSIS AND DETECTION OF CROSSTALK FAULTS IN DIGITAL VLSI CIRCUITS
RUBIO, A
ITAZAKI, N
XU, XO
KINOSHITA, K
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) : 387 - 395

← 1 2 3 4 5 →