Design-for-testability for path delay faults in large combinational circuits using test points

被引：0
|
作者：
Univ of Iowa, Iowa City, United States [1 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | / 4卷 / 333-343期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Design-for-testability for path delay faults in large combinational circuits using test points
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (04) : 333 - 343
  • [2] A design-for-testability technique for detecting delay faults in logic circuits
    Raahemifar, K
    Ahmadi, M
    [J]. PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 249 - 255
  • [3] A design-for-testability technique for detecting delay faults in logic circuits
    Raahemifar, K
    Ahmadi, M
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 201 - 204
  • [4] Test generation for primitive path delay faults in combinational circuits
    Tekumalla, RC
    Menon, PR
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 636 - 641
  • [5] Delay Design-for-Testability for Functional RTL Circuits
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    [J]. 2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, : 494 - 499
  • [6] Design-for-testability to achieve complete coverage of delay faults in standard full scan circuits
    Pomeranz, I
    Reddy, SM
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2001, 47 (3-4) : 357 - 373
  • [7] A STUDY FOR TESTABILITY OF REDUNDANT FAULTS IN COMBINATIONAL-CIRCUITS USING DELAY EFFECTS
    YU, XQ
    TAKAHASHI, H
    TAKAMATSU, Y
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (07) : 822 - 829
  • [8] A Hybrid Delay Design-for-Testability for Nonseparable RTL Controller-Data Path Circuits
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (02)
  • [9] A satisfiability-based test generator for path delay faults in combinational circuits
    Chen, CA
    Gupta, SK
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 209 - 214
  • [10] Resynthesis of combinational circuits for path count reduction and for path delay fault testability
    Krstic, Angela
    Cheng, Kwang-Ting
    [J]. Journal of Electronic Testing: Theory and Applications (JETTA), 1997, 11 (01): : 43 - 54
12345