共 50 条
- [2] A satisfiability-based test generator for path delay faults in combinational circuits [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 209 - 214
- [3] A method of test generation for path delay faults in balanced sequential circuits [J]. 20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 321 - 327
- [5] Design-for-testability for path delay faults in large combinational circuits using test points [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (333-343):
- [7] Combinational Test Generation for Transition Faults in Acyclic Sequential Circuits [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 398 - 402