共 50 条
- [31] A fuzzy test generation algorithm for combinational circuits [J]. ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 1129 - 1130
- [37] A method of generating tests for marginal delays and delay faults in combinational circuits [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 320 - 325
- [38] Diagnosis of single gate delay faults in combinational circuits using delay fault simulation [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 108 - 112
- [40] A method of test generation for path delay faults using stuck-at fault test generation algorithms [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 310 - 315