共 50 条
- [1] Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (06): : 763 - 780
- [2] Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools [J]. Journal of Electronic Testing, 2014, 30 : 763 - 780
- [3] Efficient path delay test generation based on stuck-at test generation using checker circuitry [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 418 - +
- [4] Test generation for double stuck-at faults [J]. 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 71 - 75
- [5] Analysis of test generation complexity for stuck-at and path delay faults based on τk-notation [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (08): : 1202 - 1212
- [6] Automatic Generation of Test Instructions for Path Delay Faults Based-On Stuck-at Fault in Processor Cores Using Assignment Decision Diagram [J]. 2014 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS 2014), 2014,
- [7] An Incremental Automatic Test Pattern Generation Method for Multiple Stuck-at Faults [J]. 2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
- [9] Test generation for transistor shorts using stuck-at fault simulator and test generator [J]. PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 271 - 274
- [10] Fault simulation and test generation for transistor shorts using stuck-at test tools [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03): : 690 - 699