Fabrication and Characterization of Electrical Interconnects and Microfluidic Cooling for 3D ICS With Silicon Interposer

被引：6

作者：

Oh, Hanju ^{[1
]}

Zhang, Yue ^{[1
]}

Zheng, Li ^{[1
]}

May, Gary S. ^{[1
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW,Pettit Bldg, Atlanta, GA 30332 USA

来源：

HEAT TRANSFER ENGINEERING | 2016年 / 37卷 / 11期

关键词：

HEAT-TRANSFER; 3-D ICS; DESIGN; FLOW; OPTIMIZATION; PERFORMANCE; FINS;

D O I：

10.1080/01457632.2015.1097753

中图分类号：

O414.1 [热力学];

学科分类号：

摘要：

Heat generation in high-performance three-dimensional integrated circuits (3D ICs) is a significant challenge due to limited heat removal paths and high power density. To address this challenge, this paper presents an embedded microfluidic heat sink (MFHS) for such high-performance 3D ICs. In the proposed 3D IC system, each tier contains an embedded MFHS, along with high-aspect-ratio (23:1) through-silicon vias (TSVs) routed through the MFHS. In each tier, solder-based electrical and fluidic inputs/outputs are co-fabricated with wafer-level batch fabrication. Moreover, microfluidic cooling experiments of staggered micropin-fins with embedded TSVs are presented for the first time.

引用

页码：903 / 911

页数：9

共 50 条

[21] Optimal Die Placement for Interposer-Based 3D ICs
Osmolovskyi, Sergii
Knechtel, Johann
Markov, Igor L.
Lienig, Jens
2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 513 - 520
[22] TSV Interposer Fabrication for 3D IC Packaging
Rao, Vempati Srinivasa
Wee, Ho Soon
Vincent, Lee Wen Sheng
Yu, Li Hong
Ebin, Liao
Nagarajan, Ranganathan
Chong, Chai Tai
Zhang, Xiaowu
Damaruganath, Pinjala
2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 431 - 437
[23] Tier-Independent Microfluidic Cooling for Heterogeneous 3D ICs with Nonuniform Power Dissipation
Zhang, Yue
Zheng, Li
Bakir, Muhannad S.
PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
[24] TSV and chip I/O compatible embedded microfluidic cooling technology for 3D ICs
1600, IMAPS-International Microelectronics and Packaging Society (40):
[25] Design, Fabrication and Characterization of TSV Interposer Integrated 3D Capacitor for SIP Applications
Li, Jiwei
Ma, Shenglin
Liu, Huan
Guan, Yong
Chen, Jing
Jin, Yufeng
Wang, Wei
Hu, Liulin
He, Shuwei
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1974 - 1980
[26] TSV based Silicon Interposer Technology for Wafer Level Fabrication of 3D SiP Modules
Zoschke, K.
Wolf, J.
Lopper, C.
Kuna, I.
Juergensen, N.
Glaw, V.
Samulewicz, K.
Roeder, J.
Wilke, M.
Wuensch, O.
Klein, M.
Von Suchodoletz, M.
Oppermann, H.
Braun, T.
Wieland, R.
Ehrmann, O.
2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 836 - 843
[27] Exploring Test Opportunities for Memory and Interconnects in 3D ICs
Taouil, Mottaqiallah
Lefter, Mihai
Hamdioui, Said
2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
[28] Equivalent Circuit Model Extraction for Interconnects in 3D ICs
Engin, A. Ege
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 1 - 6
[29] Interconnects in the third dimension: Design challenges for 3D ICs
Bernstein, Kerry
Andry, Paul
Cann, Jerome
Emma, Phil
Greenberg, David
Haensch, Wilfried
Ignatowski, Mike
Koester, Steve
Magerlein, John
Puri, Ruchir
Young, Albert
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 562 - +
[30] Interface Analysis of High Reliable Hermitic Sealed Microfluidic Channels for Thermal Cooling in 3D ICs
Cheemalamarri, Hemanth Kumar
Bonam, Satish
Banik, Dhiman
Vanjari, Siva Rama Krishna
Singh, Shiv Govind
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 71 - 74

← 1 2 3 4 5 →