Understanding the potential and limitations of HfAlO as interpoly dielectric in floating-gate Flash memory

被引：16

作者：

Govoreanu, B. ^{[1
]}

Degraeve, R. ^{[1
]}

Zahid, M. B. ^{[1
]}

Nyns, L. ^{[1
]}

Cho, M. ^{[1
]}

Kaczer, B. ^{[1
]}

Jurczak, M. ^{[1
]}

Kittl, J. A. ^{[1
]}

Van Houdt, J. ^{[1
]}

机构：

[1] IMEC, B-3001 Leuven, Belgium

来源：

MICROELECTRONIC ENGINEERING | 2009年 / 86卷 / 7-9期

关键词：

HfAlO; High-k materials; Defect density; Interpoly dielectrics; Flash memory; NAND; RELIABILITY;

D O I：

10.1016/j.mee.2009.03.099

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Introduction of high-k dielectrics in Flash memory is seen as a must for the upcoming technology nodes. Hafnium aluminate (HfAlO) has been identified as a possible candidate for implementing the interpoly dielectric in floating gate memory. In this work, we establish a link between the material morphology and its electrical response, allowing to understand memory device behavior and to consequently assess the potential and limitations of HfAlO as IPD in a memory cell. (C) 2009 Elsevier B.V. All rights reserved.

引用

页码：1807 / 1811

页数：5

共 50 条

[21] Offset compensation in flash ADCS using floating-gate circuits
Brady, P
Hasler, P
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6154 - 6157
[22] Effects of floating-gate doping concentration on flash cell performance
Huang, TY
Jong, FC
Lin, HC
Chao, TS
Leu, LY
Young, K
Lin, CH
Chiu, KY
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (08): : 5063 - 5067
[23] HIGH-TEMPERATURE CHARGE LOSS MECHANISM IN A FLOATING-GATE EPROM WITH AN OXIDE-NITRIDE-OXIDE (ONO) INTERPOLY STACKED DIELECTRIC
PAN, CS
WU, K
CHIN, D
SERY, G
KIELY, J
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (09) : 506 - 509
[24] A Novel Double Floating-Gate Unified Memory Device
Di Spigna, Neil
Schinke, Daniel
Jayanti, Srikant
Misra, Veena
Franzon, Paul
2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 53 - 58
[25] NEW APPROACH FOR FLOATING-GATE MOS NONVOLATILE MEMORY
LEE, HS
APPLIED PHYSICS LETTERS, 1977, 31 (07) : 475 - 476
[26] A FLOATING-GATE ANALOG MEMORY DEVICE FOR NEURAL NETWORKS
FUJITA, O
AMEMIYA, Y
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2029 - 2055
[27] Defects Characterization Of Hybrid Floating Gate/Inter-Gate Dielectric Interface In Flash Memory
Zahid, M. B.
Degraeve, R.
Breuil, L.
Blomme, P.
Lisoni, J. G.
Van den Bosch, G.
Van Houdt, J.
Tang, B. J.
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[28] Floating-gate CMOS analog memory cell array
Harrison, RR
Hasler, P
Minch, BA
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A204 - A207
[29] Floating-Gate Corner-Enhanced Poly-to-Poly Tunneling in Split-Gate Flash Memory Cells
Tkachev, Yuri
Liu, Xian
Kotov, Alexander
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) : 5 - 11
[30] Impact of the high-temperature process steps on the HfAlO interpoly dielectric stacks for nonvolatile memory applications
Aguado, Daniel Ruiz
Govoreanu, Bogdan
Favia, Paola
De Meyer, Kristin
Van Houdt, Jan
MATERIALS SCIENCE AND TECHNOLOGY FOR NONVOLATILE MEMORIES, 2008, 1071 : 23 - 28

← 1 2 3 4 5 →