Understanding the potential and limitations of HfAlO as interpoly dielectric in floating-gate Flash memory

被引：16

作者：

Govoreanu, B. ^{[1
]}

Degraeve, R. ^{[1
]}

Zahid, M. B. ^{[1
]}

Nyns, L. ^{[1
]}

Cho, M. ^{[1
]}

Kaczer, B. ^{[1
]}

Jurczak, M. ^{[1
]}

Kittl, J. A. ^{[1
]}

Van Houdt, J. ^{[1
]}

机构：

[1] IMEC, B-3001 Leuven, Belgium

来源：

MICROELECTRONIC ENGINEERING | 2009年 / 86卷 / 7-9期

关键词：

HfAlO; High-k materials; Defect density; Interpoly dielectrics; Flash memory; NAND; RELIABILITY;

D O I：

10.1016/j.mee.2009.03.099

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Introduction of high-k dielectrics in Flash memory is seen as a must for the upcoming technology nodes. Hafnium aluminate (HfAlO) has been identified as a possible candidate for implementing the interpoly dielectric in floating gate memory. In this work, we establish a link between the material morphology and its electrical response, allowing to understand memory device behavior and to consequently assess the potential and limitations of HfAlO as IPD in a memory cell. (C) 2009 Elsevier B.V. All rights reserved.

引用

页码：1807 / 1811

页数：5

共 50 条

[31] Effect of Floating-Gate Polysilicon Depletion on the Erase Efficiency of Flash Memories
Spessot, Alessio
Compagnoni, Christian Monzio
Farina, Fabrizio
Calderoni, Alessandro
Spinelli, Alessandro S.
Fantini, Paolo
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (07) : 647 - 649
[32] Investigation of Ballistic Current in Scaled Floating-gate NAND FLASH and a Solution
Raghunathan, Shyam
Krishnamohan, Tejas
Parat, Krishna
Saraswat, Krishna
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 765 - +
[33] Study of tunneling mechanism of Au nanocrystals in HfAlO matrix as floating gate memory
Chan, K. C.
Lee, P. F.
Dai, J. Y.
APPLIED PHYSICS LETTERS, 2008, 92 (22)
[34] A Floating-Gate Memory Cell for Continuous-Time Programming
Rumberg, Brandon
Graham, David W.
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 214 - 217
[35] Impact of few electron phenomena on floating-gate memory reliability
Molas, G
Deleruyelle, D
De Salvo, B
Ghibaudo, G
Gely, M
Jacob, S
Lafond, D
Deleonibus, S
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 877 - 880
[36] A Temperature Compensated Array of CMOS Floating-gate Analog Memory
Huang, Chenling
Chakrabartty, Shantanu
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 109 - 112
[37] Redesigning Commercial Floating-Gate Memory for Analog Computing Applications
Bayat, F. Merrikh
Guo, X.
Om'mani, H. A.
Do, N.
Likharev, K. K.
Strukov, D. B.
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1921 - 1924
[38] Electronic Potentiometer Cell using a CMOS Floating-Gate Memory
de la Cruz-Alejo, Jesus
Gomez-Castaneda, Felipe
Moreno-Cadenas, Jose A.
2008 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE 2008), 2008, : 242 - 246
[39] Degradation of floating-gate memory reliability by few electron phenomena
Molas, Gabriel
Deleruyelle, Damien
De Salvo, Barbara
Ghibaudo, Gerard
Gely, Marc
Perniola, Luca
Lafond, Dominique
Deleonibus, Simon
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2610 - 2619
[40] MEMORY PHENOMENA IN NOVEL FLOATING-GATE GAAS/ALGAAS DEVICES
CAPASSO, F
BELTRAM, F
WALKER, JF
MALIK, RJ
INSTITUTE OF PHYSICS CONFERENCE SERIES, 1989, (96): : 493 - 498

← 1 2 3 4 5 →