H.264 DECODER SOC ARCHITECTURE BASED ON CO-PROCESSOR

被引：0
|
作者：
Zhang, ZhiXun [1 ]
Wang, Juan [1 ]
Wang, Yongdong [2 ]
机构：
[1] Lanzhou Inst Technol, Dept Software Engn, Lanzhou 730050, Peoples R China
[2] AMD SRDC, Shanghai 200000, Peoples R China
来源：
FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY III, PTS 1-3 | 2013年 / 401卷
关键词：
H.264; Co-processor; SOC;
D O I：
10.4028/www.scientific.net/AMM.401-403.1879
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper presents the architecture and implementation of a H.264 decoder SOC system. The SOC system has mixed hardware arithmetic unit and software instruction based on co-processors, which are designed by analyzing the major arithmetic units of H.264 decoder. The co-processor approach can meet certain performance requirement with high scalability, which can be easy for system upgrade and expansion in the future. The verification result shows that the SOC system can speed up H.264 decoding process by saving more than 75% of the decoding time.
引用
收藏
页码：1879 / +
页数：3
相关论文
共 50 条
  • [21] The architecture of fast h.264 CAVLC decoder and its FPGA implementation
    George, Tony Gladvin
    Malmurugan, N.
    2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL II, PROCEEDINGS, 2007, : 389 - +
  • [22] Analysis and parallelization of H.264 decoder on CELL Broadband Engine architecture
    Baik, Hyunki
    Sihn, Kue-Hwan
    Kim, Yun-il
    Bae, Sehyun
    Han, Najeong
    Song, Hyo Jung
    2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 725 - 729
  • [23] An efficient MV prediction VLSI architecture for H.264 video decoder
    Yin, HaiBing
    Zhang, DongPing
    Wang, XiuMin
    Xia, ZheLei
    2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 423 - 428
  • [24] A New Architecture for High Performance Intra Prediction in H.264 Decoder
    He, Xun
    Zhou, Dajiang
    Zhou, Jinjia
    Goto, Satoshi
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 41 - +
  • [25] Quarter-pel interpolation architecture in H.264/AVC decoder
    Bae, Jongwoo
    Park, Neungsoo
    Lee, Seoing-Won
    2007 INTERNATIONAL CONFERENCE ON INTELLIGENT PERVASIVE COMPUTING, PROCEEDINGS, 2007, : 224 - +
  • [26] Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder
    da Silva, Thaisa Leal
    Vortmann, Joao Alberto
    Agostini, Luciano Volcan
    Susin, Altamiro Amadeu
    Bampi, Sergio
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 280 - +
  • [27] A highly efficient VLSI architecture for H.264/AVC CAVLC decoder
    Lin, Heng-Yao
    Lu, Ying-Hong
    Liu, Bin-Da
    Yang, Jar-Ferr
    IEEE TRANSACTIONS ON MULTIMEDIA, 2008, 10 (01) : 31 - 42
  • [28] High profile intra prediction architecture for UHD H.264 Decoder
    He X.
    Zhou D.
    Zhou J.
    Goto S.
    IPSJ Transactions on System LSI Design Methodology, 2010, 3 : 303 - 313
  • [29] VLSI Architecture Design for Inverse-CABAC on H.264 Decoder
    Adiono, T.
    Maria K, A.
    Hamidah S, A.
    2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 632 - 635
  • [30] High performance VLSI architecture design for H.264 CAVLC decoder
    Alle, Mythri
    Biswas, J.
    Nandy, S. K.
    IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 317 - +
12345