VLSI Architecture Design for Inverse-CABAC on H.264 Decoder

被引：0
|
作者：
Adiono, T. [1 ]
Maria K, A. [1 ]
Hamidah S, A. [1 ]
机构：
[1] Inst Teknol Bandung, Sch Elect Engn & Informat, Bandung, Indonesia
来源：
2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2 | 2009年
关键词：
CABAC; H.264/MPEG-4; AVC; entropy decoder;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper describes architecture design for Inverse-CABAC which is used for decoding entropy on H.264 Decoder. The architecture design refer to JM 11.0 program in C language that was designed by Joint Video Team from MPEG and ITU. This reference program also produces test vectors as a reference input and output for verification purposes. The result of the Inverse CABAC module proves that system functionality is verified. The design has also successfully synthesized with the FPGA device target, which is Virtex-4 XC4VSX35-10F668. The design has 278749 equivalent gate counts with the maximum working frequency is 118 MHz. For 100 MHz working frequency, the Inverse CABAC design has 10,43 Mbps throughput.
引用
收藏
页码：632 / 635
页数：4
相关论文
共 50 条
  • [1] A High Throughput VLSI Design with Hybrid Memory Architecture for H.264/AVC CABAC Decoder
    Liao, Yuan-Hsin
    Li, Gwo-Long
    Chang, Tian-Sheuan
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2007 - 2010
  • [2] A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder
    Liao, Yuan-Hsin
    Li, Gwo-Long
    Chang, Tian-Sheuan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (02) : 272 - 281
  • [3] A Novel Pipeline Architecture for H.264/AVC CABAC Decoder
    Chang, Yuan-Teng
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 308 - 311
  • [4] High performance VLSI architecture design for H.264 CAVLC decoder
    Alle, Mythri
    Biswas, J.
    Nandy, S. K.
    [J]. IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 317 - +
  • [5] A New VLSI Architecture Implementation for H.264 Decoder
    Zhang, Chi
    Liu, Bu-ming
    [J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II, 2009, : 1057 - 1058
  • [6] A Novel VLSI Architecture of Lum Interpolator of H.264 Decoder
    Zhang, Duo-Li
    Cheng, Xian-Wen
    Du, Gao-Ming
    Song, Yu-Kun
    Gao, Ming-Lun
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 175 - 178
  • [7] A high-performance VLSI architecture for CABAC decoding in H.264/AVC
    Li Bingbo
    Zhang Ding
    Fang Jian
    Wang Lianghao
    Zhang Ming
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 790 - 793
  • [8] Design of a low power architecture for CABAC encoder in H.264
    Kuo, Chien-Chung
    Lei, Sheau-Fang
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 243 - +
  • [9] Hardware architecture design of CABAC codec for H.264/AVC
    Li, Lingfeng
    Song, Yang
    Ikenaga, Takeshi
    Goto, Satoshi
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 248 - +
  • [10] A highly efficient VLSI architecture for H.264/AVC CAVLC decoder
    Lin, Heng-Yao
    Lu, Ying-Hong
    Liu, Bin-Da
    Yang, Jar-Ferr
    [J]. IEEE TRANSACTIONS ON MULTIMEDIA, 2008, 10 (01) : 31 - 42
12345