共 50 条
- [1] A Novel VLSI Architecture of Lum Interpolator of H.264 Decoder [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 175 - 178
- [3] VLSI architecture & implementation of H.264 integer transform [J]. 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 218 - 223
- [5] VLSI Architecture Design for Inverse-CABAC on H.264 Decoder [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 632 - 635
- [6] High performance VLSI architecture design for H.264 CAVLC decoder [J]. IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 317 - +
- [7] An efficient MV prediction VLSI architecture for H.264 video decoder [J]. 2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 423 - 428
- [9] VLSI implementation of CAVLC decoder for H.264/AVC video decoding [J]. HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 352 - +
- [10] An Efficient Implementation for H.264 Decoder [J]. PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 6, 2010, : 41 - 44