共 50 条
- [31] A Novel Pipeline Architecture for H.264/AVC CABAC Decoder [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 308 - 311
- [32] An Optimized Hardware Architecture for Intra Prediction in H.264 Decoder [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [33] Efficient FPGA Implementation of H.264 CAVLC Entropy Decoder [J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
- [34] An efficient VLSI architecture for edge filtering in H.264/AVC [J]. PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 118 - 122
- [35] Implementation of H.264/AVC decoder for mobile video applications [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 120 - +
- [36] Novel VLSI architecture of motion estimation for H.264 standard [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 117 - 118
- [37] Implementation of H.264/AVC decoder for mobile video applications [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5587 - +
- [38] IMPLEMENTATION OF AREA EFFICIENT H.264/AVC CAVLC DECODER [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 135 - 138
- [39] A VLSI architecture for motion compensation interpolation in H.264/AVC [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 262 - 265