A New VLSI Architecture Implementation for H.264 Decoder

被引:0
|
作者
Zhang, Chi [1 ]
Liu, Bu-ming [1 ]
机构
[1] Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, Chengdu 610054, Sichuan, Peoples R China
关键词
D O I
10.1109/ICCCAS.2009.5250348
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
in this paper, a new flexible VLSI architecture of H.264/AVC decoder is presented. The proposed design implementation can get a good performance result as fully pipelined construction.
引用
收藏
页码:1057 / 1058
页数:2
相关论文
共 50 条
  • [31] A Novel Pipeline Architecture for H.264/AVC CABAC Decoder
    Chang, Yuan-Teng
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 308 - 311
  • [32] An Optimized Hardware Architecture for Intra Prediction in H.264 Decoder
    Wang, Qi
    Li, Quanquan
    Chen, Shi
    Zhang, Tiejun
    Hou, Chaohuan
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [33] Efficient FPGA Implementation of H.264 CAVLC Entropy Decoder
    Siblini, Ali
    Baaklini, Elias
    Sbeity, Hassan
    Fadlallah, Ahmad
    Niar, Smail
    [J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [34] An efficient VLSI architecture for edge filtering in H.264/AVC
    Chen, CM
    Chen, CH
    [J]. PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 118 - 122
  • [35] Implementation of H.264/AVC decoder for mobile video applications
    Lee, Suh Ho
    Park, Ji Hwan
    Kim, Seon Wook
    Ko, Sung Jea
    Kim, Suki
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 120 - +
  • [36] Novel VLSI architecture of motion estimation for H.264 standard
    Li, X
    Chopra, R
    Hsu, KW
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 117 - 118
  • [37] Implementation of H.264/AVC decoder for mobile video applications
    Lee, Suh Ho
    Kim, Jeong Hun
    Park, Ji Hwan
    Kim, Seon Wook
    Kim, Suki
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5587 - +
  • [38] IMPLEMENTATION OF AREA EFFICIENT H.264/AVC CAVLC DECODER
    Choi, Byung-Sik
    Lee, Jong-Yeol
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 135 - 138
  • [39] A VLSI architecture for motion compensation interpolation in H.264/AVC
    Song, Y
    Liu, ZY
    Goto, S
    Ikenaga, T
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 262 - 265
  • [40] A Dynamically Reconfigurable VLSI Architecture for H.264 Integer Transforms
    Hong Qi
    Cao Wei
    Tong Jiarong
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2012, 21 (03) : 510 - 514