A New VLSI Architecture Implementation for H.264 Decoder

被引：0
|
作者：
Zhang, Chi [1 ]
Liu, Bu-ming [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, Chengdu 610054, Sichuan, Peoples R China
来源：
2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II | 2009年
关键词：
D O I：
10.1109/ICCCAS.2009.5250348
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
in this paper, a new flexible VLSI architecture of H.264/AVC decoder is presented. The proposed design implementation can get a good performance result as fully pipelined construction.
引用
收藏
页码：1057 / 1058
页数：2
相关论文
共 50 条
  • [41] Configurable VLSI architecture for deblocking filter in H.264/AVC
    Chen, Chung-Ming
    Chen, Chung-Ho
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1072 - 1082
  • [42] A Novel Dynamic Reconfigurable VLSI Architecture for H.264 Transforms
    Cao Wei
    Hou Hui
    Lai Jinmei
    Tong Jiarong
    Min Hao
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1810 - 1813
  • [43] Vlsi implementation of an entropy encoder for H.264/AVC baseline
    Lu, WeiJun
    Li, Ying
    Yu, DunShan
    Zhang, Xing
    [J]. ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 1422 - 1425
  • [44] New Integrated Architecture for H.264 Transform and Quantization Hardware Implementation
    Husemann, Ronaldo
    Majolo, Mariano
    Susin, Altamiro
    Roesler, Valter
    de Lima, Jose Valdeni
    [J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 379 - 382
  • [45] H.264 DECODER SOC ARCHITECTURE BASED ON CO-PROCESSOR
    Zhang, ZhiXun
    Wang, Juan
    Wang, Yongdong
    [J]. FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY III, PTS 1-3, 2013, 401 : 1879 - +
  • [46] Network-on-Chip Based Architecture of H.264 Video Decoder
    Luczak, Adam
    Garstecki, Pawel
    Stankiewicz, Olgierd
    Stepniewska, Marta
    [J]. ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 419 - 422
  • [47] Analysis and parallelization of H.264 decoder on CELL Broadband Engine architecture
    Baik, Hyunki
    Sihn, Kue-Hwan
    Kim, Yun-il
    Bae, Sehyun
    Han, Najeong
    Song, Hyo Jung
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 725 - 729
  • [48] Quarter-pel interpolation architecture in H.264/AVC decoder
    Bae, Jongwoo
    Park, Neungsoo
    Lee, Seoing-Won
    [J]. 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT PERVASIVE COMPUTING, PROCEEDINGS, 2007, : 224 - +
  • [49] Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder
    da Silva, Thaisa Leal
    Vortmann, Joao Alberto
    Agostini, Luciano Volcan
    Susin, Altamiro Amadeu
    Bampi, Sergio
    [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 280 - +
  • [50] A High Performance Parallel Transform and Quantization Architecture for H.264 Decoder
    Hu, Xia-rong
    Liu, Bu-ming
    Zhang, Chi
    [J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1059 - 1060
12345