H.264 DECODER SOC ARCHITECTURE BASED ON CO-PROCESSOR

被引：0
|
作者：
Zhang, ZhiXun [1 ]
Wang, Juan [1 ]
Wang, Yongdong [2 ]
机构：
[1] Lanzhou Inst Technol, Dept Software Engn, Lanzhou 730050, Peoples R China
[2] AMD SRDC, Shanghai 200000, Peoples R China
来源：
FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY III, PTS 1-3 | 2013年 / 401卷
关键词：
H.264; Co-processor; SOC;
D O I：
10.4028/www.scientific.net/AMM.401-403.1879
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper presents the architecture and implementation of a H.264 decoder SOC system. The SOC system has mixed hardware arithmetic unit and software instruction based on co-processors, which are designed by analyzing the major arithmetic units of H.264 decoder. The co-processor approach can meet certain performance requirement with high scalability, which can be easy for system upgrade and expansion in the future. The verification result shows that the SOC system can speed up H.264 decoding process by saving more than 75% of the decoding time.
引用
收藏
页码：1879 / +
页数：3
相关论文
共 50 条
  • [41] An integrated co-processor architecture for a smartcard
    Inst. Appl. Info. Proc. and Commun., Graz University of Technology, Klosterwiesgasse 32/1, A-8010 Graz, Austria
    J Network Comput Appl, 4 (323-337):
  • [42] An integrated co-processor architecture for a smartcard
    Bock, H
    Mayerwieser, W
    Posch, KC
    Posch, R
    Schindler, V
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 1997, 20 (04) : 323 - 337
  • [43] Intelligent Video Co-Processor for Embedded DVR SoC
    Kim, Seajin
    Lee, Byung-jin
    Lee, Myeong-jin
    2012 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2012, : 536 - 537
  • [44] H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture
    Ganesan, Mahendra Kumar A. Ngamuthu
    Singh, Sundeep
    May, Frank
    Becker, Jfirgen
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 467 - 471
  • [45] Programmable Auxiliary Co-Processing Unit for H.264 decoder
    Peesapati, Rangababu
    Sabat, Samrat L.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 172 - 176
  • [46] An H.264 Video Decoder Based on a Latest Generation DSP
    Pescador, F.
    Maturana, G.
    Garrido, M. J.
    Juarez, E.
    Sanz, C.
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (01) : 205 - 212
  • [47] Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture
    Lopez, S.
    Kanstein, A.
    Lopez, J. F.
    Berekovic, M.
    Sarmiento, R.
    Mignolet, J. -Y.
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [48] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
    Pescador, F.
    Samper, D.
    Raulet, M.
    Juarez, E.
    Sanz, C.
    IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 401 - +
  • [49] Motion compensated frame interpolation based on H.264 decoder
    Gan, Z.
    Qi, L.
    Zhu, X.
    ELECTRONICS LETTERS, 2007, 43 (02) : 96 - 98
  • [50] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
    Pescador, F.
    Juarez, E.
    Raulet, M.
    Sanz, C.
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 705 - 712
12345