Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture

被引：0
|
作者：
Lopez, S. [1 ,2 ]
Kanstein, A. [3 ]
Lopez, J. F. [1 ,2 ]
Berekovic, M. [4 ]
Sarmiento, R. [1 ,2 ]
Mignolet, J. -Y. [4 ]
机构：
[1] Univ Las Palmas Gran Canaria, DIEA, E-35017 Las Palmas Gran Canaria, Spain
[2] Univ Las Palmas Gran Canaria, Inst Appl Microelect IUMA, E-35017 Las Palmas Gran Canaria, Spain
[3] Freescale Inc, Toulouse, France
[4] IMEC, Leuven, Belgium
来源：
VLSI CIRCUITS AND SYSTEMS III | 2007年 / 6590卷
关键词：
H.264/AVC; reconfigurable architecture; coarse-grained array; motion compensation; adaptive deblocking filter; ADRES; DRESC;
D O I：
10.1117/12.722042
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The decoding of a H.264/AVC bitstream represents a complex and time-consuming task. Due to this reason, efficient implementations in terms of performance and flexibility are mandatory for real time applications. In this sense, the mapping of the motion compensation and deblocking filtering stages onto a coarse-grained reconfigurable architecture named ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is presented in this paper. The results obtained show a considerable reduction in the number of cycles and memory accesses needed to perform the motion compensation as well as an increase in the degree of parallelism when compared with an implementation on a Very Long Instruction Word (VLIW) dedicated processor.
引用
收藏
页数：10
相关论文
共 50 条
  • [1] Simplified NAL Decoder for H.264/AVC Baseline Profile
    Jeong, Kwangrae
    Choi, Jinha
    Kim, Jaeseok
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 556 - 559
  • [2] H.264/AVC baseline profile decoder complexity analysis
    Horowitz, M
    Joch, A
    Kossentini, F
    Hallapuro, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (07) : 704 - 716
  • [3] H.264 decoder implementation on a dynamically reconfigurable instruction cell based architecture
    Major, Adam
    Yi, Ying
    Nousias, Ioannis
    Milward, Mark
    Khawam, Sami
    Arslan, Tughrul
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 49 - +
  • [4] Architecture design of an H.264/AVC decoder for real-time FPGA implementation
    Warsaw, Thomas
    Lukowiak, Marcin
    IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 253 - +
  • [5] A Novel Pipeline Architecture for H.264/AVC CABAC Decoder
    Chang, Yuan-Teng
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 308 - 311
  • [6] An efficient VLSI implementation of H.264/AVC entropy decoder
    Jongsik PARK
    Jeonhak MOON
    Seongsoo LEE
    Journal of Measurement Science and Instrumentation, 2010, 1(S1) (S1) : 143 - 146
  • [7] Implementation of H.264/AVC decoder for mobile video applications
    Lee, Suh Ho
    Park, Ji Hwan
    Kim, Seon Wook
    Ko, Sung Jea
    Kim, Suki
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 120 - +
  • [8] IMPLEMENTATION OF AREA EFFICIENT H.264/AVC CAVLC DECODER
    Choi, Byung-Sik
    Lee, Jong-Yeol
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 135 - 138
  • [9] Implementation of H.264/AVC decoder for mobile video applications
    Lee, Suh Ho
    Kim, Jeong Hun
    Park, Ji Hwan
    Kim, Seon Wook
    Kim, Suki
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5587 - +
  • [10] H.264/AVC baseline profile decoder optimization on independent platform
    Quan, X
    Liu, JL
    Wang, SJ
    Zhao, JD
    2005 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING PROCEEDINGS, VOLS 1 AND 2, 2005, : 1253 - 1256
12345