Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture

被引：0

作者：

Lopez, S. ^{[1
,2
]}

Kanstein, A. ^{[3
]}

Lopez, J. F. ^{[1
,2
]}

Berekovic, M. ^{[4
]}

Sarmiento, R. ^{[1
,2
]}

Mignolet, J. -Y. ^{[4
]}

机构：

[1] Univ Las Palmas Gran Canaria, DIEA, E-35017 Las Palmas Gran Canaria, Spain

[2] Univ Las Palmas Gran Canaria, Inst Appl Microelect IUMA, E-35017 Las Palmas Gran Canaria, Spain

[3] Freescale Inc, Toulouse, France

[4] IMEC, Leuven, Belgium

来源：

VLSI CIRCUITS AND SYSTEMS III | 2007年 / 6590卷

关键词：

H.264/AVC; reconfigurable architecture; coarse-grained array; motion compensation; adaptive deblocking filter; ADRES; DRESC;

D O I：

10.1117/12.722042

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The decoding of a H.264/AVC bitstream represents a complex and time-consuming task. Due to this reason, efficient implementations in terms of performance and flexibility are mandatory for real time applications. In this sense, the mapping of the motion compensation and deblocking filtering stages onto a coarse-grained reconfigurable architecture named ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is presented in this paper. The results obtained show a considerable reduction in the number of cycles and memory accesses needed to perform the motion compensation as well as an increase in the degree of parallelism when compared with an implementation on a Very Long Instruction Word (VLIW) dedicated processor.

引用

页数：10

共 50 条

[41] The optimization of H.264/AVC baseline decoder on low-cost TriMedia DSP processor
Wang, SW
Yang, YT
Li, CY
Tung, YS
Wu, JL
APPLICATIONS OF DIGITAL IMAGE PROCESSING XXVII, PTS 1AND 2, 2004, 5558 : 524 - 535
[42] H.264/AVC decoder SoC towards the low cost mobile video player
Wisayataksin, Sumek
Li, Dongju
Isshiki, Tsuyoshi
Kunieda, Hiroaki
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 151 - 154
[43] An optimal Transform Architecture for H.264/AVC
Prasoon, A. K.
Rajan, K.
2009 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES, 2009, : 24 - +
[44] A Design of High-Performance Pipelined Architecture for H.264/AVC CAVLC Decoder and Low-Power Implementation
Lee, Byung-Yup
Ryoo, Kwang-Ki
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (04) : 2781 - 2789
[45] ASIP Approach for Implementation of H.264/AVC
Sung Dae Kim
Myung H. Sunwoo
Journal of Signal Processing Systems, 2008, 50 : 53 - 67
[46] An efficient implementation of CAVLC for H.264/AVC
Lin, Yi-Ming
Chen, Pei-Yin
ICICIC 2006: FIRST INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING, INFORMATION AND CONTROL, VOL 3, PROCEEDINGS, 2006, : 601 - +
[47] Algorithms and DSP implementation of H.264/AVC
Lin, Hung-Chih
Wang, Yu-Jen
Cheng, Kai-Ting
Yeh, Shang-Yu
Chen, Wei-Nien
Tsai, Chia-Yang
Chang, Tian-Sheuan
Hang, Hsueh-Ming
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 742 - 749
[48] ASIP approach for implementation of H.264/AVC
Kim, Sung Dae
Lee, Jeong Hoo
Hyun, Chung Jin
Sunwoo, Myung Hoon
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 758 - 764
[49] ASIP approach for implementation of H.264/AVC
Kim, Sung Dae
Sunwoo, Myung H.
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 50 (01): : 53 - 67
[50] An adaptive pipelining scheme for H.264/AVC CABAC decoder
Ding, D. (dandan2036@163.com), 1600, Inst. of Scientific and Technical Information of China (19):

← 1 2 3 4 5 →