H.264 DECODER SOC ARCHITECTURE BASED ON CO-PROCESSOR

被引：0
|
作者：
Zhang, ZhiXun [1 ]
Wang, Juan [1 ]
Wang, Yongdong [2 ]
机构：
[1] Lanzhou Inst Technol, Dept Software Engn, Lanzhou 730050, Peoples R China
[2] AMD SRDC, Shanghai 200000, Peoples R China
来源：
FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY III, PTS 1-3 | 2013年 / 401卷
关键词：
H.264; Co-processor; SOC;
D O I：
10.4028/www.scientific.net/AMM.401-403.1879
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper presents the architecture and implementation of a H.264 decoder SOC system. The SOC system has mixed hardware arithmetic unit and software instruction based on co-processors, which are designed by analyzing the major arithmetic units of H.264 decoder. The co-processor approach can meet certain performance requirement with high scalability, which can be easy for system upgrade and expansion in the future. The verification result shows that the SOC system can speed up H.264 decoding process by saving more than 75% of the decoding time.
引用
收藏
页码：1879 / +
页数：3
相关论文
共 50 条
  • [31] A High Performance Parallel Transform and Quantization Architecture for H.264 Decoder
    Hu, Xia-rong
    Liu, Bu-ming
    Zhang, Chi
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1059 - 1060
  • [32] An Efficient Implementation for H.264 Decoder
    Deng, Hongtao
    Zhu, Xu
    Chen, Zheng
    PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 6, 2010, : 41 - 44
  • [33] Low cost SoC design of H.264/AVC decoder for handheld video player
    Wisayataksin, Sumek
    Li, Dongju
    Isshiki, Tsuyoshi
    Kunieda, Hiroaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (04) : 1197 - 1205
  • [34] H.264/AVC decoder SoC towards the low cost mobile video player
    Wisayataksin, Sumek
    Li, Dongju
    Isshiki, Tsuyoshi
    Kunieda, Hiroaki
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 151 - 154
  • [35] Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC
    Gao, Gugang
    Cao, Peng
    Yang, Jun
    Shi, Longxing
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08): : 1654 - 1666
  • [36] A novel reconfigurable co-processor architecture
    Aggarwal, G
    Thaper, N
    Aggarwal, K
    Balakrishnan, M
    Kumar, S
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 370 - 375
  • [37] A System Architecture Exploration on the Configurable HW/SW Co-design for H.264 Video Decoder
    Jian, Guo-An
    Chu, Jui-Chin
    Huang, Ting-Yu
    Chang, Tao-Cheng
    Gun, Jiun-In
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2237 - 2240
  • [38] VLSI Architecture Design of Motion Vector Processor for H.264/AVC
    Yoo, Kiwon
    Lee, Jae-Hun
    Sohn, Kwanghoon
    2008 15TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-5, 2008, : 1412 - 1415
  • [39] On the Architecture of H.264 to H.264 Homogeneous Transcoding Platform
    Siu, W. C.
    Kam, Y. H.
    Hui, W. L.
    Wong, W. H.
    Wang, Lili
    Kok, Cm.
    2008 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 654 - 659
  • [40] Bitstream Parsing Processor with Emulation Prevention Bytes Removal for H.264/AVC Decoder
    Jo, Hyun-Ho
    Seo, Jung-Han
    Sim, Dong-Gyu
    Kim, Doo-Hyun
    Song, Joon-Ho
    Kim, Do-Hyung
    Lee, Shihwa
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 27 - +
12345