High profile intra prediction architecture for UHD H.264 Decoder

被引:0
|
作者
He X. [1 ]
Zhou D. [1 ]
Zhou J. [1 ]
Goto S. [1 ]
机构
[1] Graduate School of IPS, Waseda University
关键词
Architecture - Decoding - Video signal processing - Forecasting - Engines - Image coding;
D O I
10.2197/ipsjtsldm.3.303
中图分类号
学科分类号
摘要
This paper presents a new architecture for high profile intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can predict any H.264 intra prediction mode within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for 4x4 block prediction loops and the other is used to prepare data for MB loops. It can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles. Comparing with MB pipeline only architecture, it can achieve more than 3.2 times higher throughput with 29.8 K gates cost. The proposed architecture is verified to work at 175 MHz for our UHD Decoder by using TSMC 90 G. © 2010 Information Processing Society of Japan.
引用
收藏
页码:303 / 313
页数:10
相关论文
共 50 条
  • [1] High Profile Intra Prediction Architecture for H.264
    He, Xun
    Zhou, Dajiang
    Zhou, Jinjia
    Goto, Satoshi
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 57 - +
  • [2] A New Architecture for High Performance Intra Prediction in H.264 Decoder
    He, Xun
    Zhou, Dajiang
    Zhou, Jinjia
    Goto, Satoshi
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 41 - +
  • [3] An Optimized Hardware Architecture for Intra Prediction in H.264 Decoder
    Wang, Qi
    Li, Quanquan
    Chen, Shi
    Zhang, Tiejun
    Hou, Chaohuan
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [4] Intra Prediction Hardware Module For High-Profile H.264/AVC Decoder
    Roszkowski, Mikolaj
    Pastuszak, Grzegorz
    10TH IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2010), 2010, : 60 - 65
  • [5] High performance hardware architecture of intra-prediction for H.264/AVC high profile
    Gu, Meihua
    Zhu, Lei
    Journal of Computational Information Systems, 2013, 9 (15): : 6227 - 6233
  • [6] H.264 intra prediction architecture optimization
    Wang, Shao-Bo
    Zhang, Xiao-Lin
    Yao, Yuan
    Wang, Zhe
    2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, 2007, : 1571 - +
  • [7] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
    Mikołaj Roszkowski
    Grzegorz Pastuszak
    Journal of Signal Processing Systems, 2014, 76 : 11 - 17
  • [8] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
    Roszkowski, Mikolaj
    Pastuszak, Grzegorz
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (01): : 11 - 17
  • [9] Design of High-Performance Intra Prediction Circuit for H.264 Video Decoder
    Yoo, Jihye
    Lee, Seonyoung
    Cho, Kyeongsoon
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (04) : 187 - 191
  • [10] EFFICIENT MB AND PREDICTION MODE DECISIONS FOR INTRA PREDICTION OF H.264 HIGH PROFILE
    Ou, Tao-Sheng
    Huang, Yi-Hsin
    Chen, Homer H.
    PCS: 2009 PICTURE CODING SYMPOSIUM, 2009, : 365 - 368