High profile intra prediction architecture for UHD H.264 Decoder

被引：0
|
作者：
He X. [1 ]
Zhou D. [1 ]
Zhou J. [1 ]
Goto S. [1 ]
机构：
[1] Graduate School of IPS, Waseda University
来源：
IPSJ Transactions on System LSI Design Methodology | 2010年 / 3卷
关键词：
Architecture - Decoding - Video signal processing - Forecasting - Engines - Image coding;
D O I：
10.2197/ipsjtsldm.3.303
中图分类号：
学科分类号：
摘要：
This paper presents a new architecture for high profile intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can predict any H.264 intra prediction mode within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for 4x4 block prediction loops and the other is used to prepare data for MB loops. It can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles. Comparing with MB pipeline only architecture, it can achieve more than 3.2 times higher throughput with 29.8 K gates cost. The proposed architecture is verified to work at 175 MHz for our UHD Decoder by using TSMC 90 G. © 2010 Information Processing Society of Japan.
引用
收藏
页码：303 / 313
页数：10
相关论文
共 50 条
  • [21] A low-power VLSI architecture for intra prediction in H.264
    Stamoulis, G
    Koziri, M
    Katsavounidis, I
    Bellas, N
    ADVANCES IN INFORMATICS, PROCEEDINGS, 2005, 3746 : 633 - 640
  • [22] A Low Power Architecture for H.264 Encoder in Intra Prediction Mode
    Senthilkumar, G.
    Hariprasath, S.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [23] Architecture of an HDTV intraframe predictor for a H.264 decoder
    Staehler, Wagston Tassoni
    Berriel, Eduardo Agostini
    Susin, Altarniro Amadeu
    Bampi, Sergio
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 228 - +
  • [24] A New VLSI Architecture Implementation for H.264 Decoder
    Zhang, Chi
    Liu, Bu-ming
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II, 2009, : 1057 - 1058
  • [25] An efficient intra prediction hardware architecture for H.264 video decoding
    Sahin, Esra
    Hamzaoglu, Ilker
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 448 - 451
  • [26] A reconfigurable design on intra prediction decoder engine for H.264/AVC decoding chipset
    Liu, Xiaoyang
    Feng, Feng
    Energy Education Science and Technology Part A: Energy Science and Research, 2014, 32 (06): : 6939 - 6954
  • [27] High speed intra prediction scheme for H.264/AVC
    Lee, Wonjae
    Jung, Yunho
    Lee, Seongjoo
    Kim, Jaeseok
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2007, 53 (04) : 1577 - 1582
  • [28] High-Parallel Architecture for H.264/AVC Intra Prediction Implemented via VLSI
    Guo, Jiefeng
    Yang, Zhixin
    Zheng, Jianwei
    Li, Xiaochao
    Guo, Donghui
    2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2013,
  • [29] Design of high-speed CAVLC decoder architecture for H.264/AVC
    Oh, Myungseok
    Lee, Wonjae
    Jung, Yunho
    Kim, Jaeseok
    ETRI JOURNAL, 2008, 30 (01) : 167 - 169
  • [30] Intra Prediction Hardware Module For High-Profile H.264/AVC Encoder.
    Roszkowski, Mikolaj
    Pastuszak, Grzegorz
    SPA 2010: SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS CONFERENCE PROCEEDINGS, 2010, : 62 - 67
12345