High profile intra prediction architecture for UHD H.264 Decoder

被引:0
|
作者
He X. [1 ]
Zhou D. [1 ]
Zhou J. [1 ]
Goto S. [1 ]
机构
[1] Graduate School of IPS, Waseda University
关键词
Architecture - Decoding - Video signal processing - Forecasting - Engines - Image coding;
D O I
10.2197/ipsjtsldm.3.303
中图分类号
学科分类号
摘要
This paper presents a new architecture for high profile intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can predict any H.264 intra prediction mode within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for 4x4 block prediction loops and the other is used to prepare data for MB loops. It can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles. Comparing with MB pipeline only architecture, it can achieve more than 3.2 times higher throughput with 29.8 K gates cost. The proposed architecture is verified to work at 175 MHz for our UHD Decoder by using TSMC 90 G. © 2010 Information Processing Society of Japan.
引用
收藏
页码:303 / 313
页数:10
相关论文
共 50 条
  • [11] A high performance parallel architecture of H.264 intra prediction for motion estimation
    Dang, Philip
    REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [12] An efficient MV prediction VLSI architecture for H.264 video decoder
    Yin, HaiBing
    Zhang, DongPing
    Wang, XiuMin
    Xia, ZheLei
    2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 423 - 428
  • [13] The Intra Prediction in H.264
    Khan, Ahmad Khalil
    Jamal, Habibullah
    NOVEL ALGORITHMS AND TECHNIQUES IN TELECOMMUNICATIONS, AUTOMATION AND INDUSTRIAL ELECTRONICS, 2008, : 11 - 15
  • [14] A Parallel Intra Prediction Architecture for H.264 Video Decoding
    Wang, Xi
    Cui, Xiaoxin
    Yu, Dunshan
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 859 - 862
  • [15] A hardware architecture for intra-prediction of H.264/AVC
    Lee, SJ
    Kim, CG
    Kim, MS
    Kim, SD
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 222 - 228
  • [16] Enhanced pipelined architecture of H.264/AVC intra prediction
    Guo, Jiefeng
    Yang, Zhixin
    Zheng, Jianwei
    Guo, Donghui
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2016, 41 : 72 - 84
  • [17] An efficient hardware architecture for H.264 intra prediction algorithm
    Sahin, Esra
    Hamzaoglu, Ilker
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 183 - 188
  • [18] High performance VLSI architecture design for H.264 CAVLC decoder
    Alle, Mythri
    Biswas, J.
    Nandy, S. K.
    IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 317 - +
  • [19] A High Performance Parallel Transform and Quantization Architecture for H.264 Decoder
    Hu, Xia-rong
    Liu, Bu-ming
    Zhang, Chi
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1059 - 1060
  • [20] High-Performance Inverse Transform Circuit Based on Butterfly Architecture for H.264 High Profile Decoder
    Chang, Hoyoung
    Cho, Kyeongsoon
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 394 - 397