共 50 条
- [11] A high performance parallel architecture of H.264 intra prediction for motion estimation REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
- [12] An efficient MV prediction VLSI architecture for H.264 video decoder 2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 423 - 428
- [13] The Intra Prediction in H.264 NOVEL ALGORITHMS AND TECHNIQUES IN TELECOMMUNICATIONS, AUTOMATION AND INDUSTRIAL ELECTRONICS, 2008, : 11 - 15
- [14] A Parallel Intra Prediction Architecture for H.264 Video Decoding 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 859 - 862
- [15] A hardware architecture for intra-prediction of H.264/AVC ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 222 - 228
- [17] An efficient hardware architecture for H.264 intra prediction algorithm 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 183 - 188
- [18] High performance VLSI architecture design for H.264 CAVLC decoder IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 317 - +
- [19] A High Performance Parallel Transform and Quantization Architecture for H.264 Decoder 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1059 - 1060
- [20] High-Performance Inverse Transform Circuit Based on Butterfly Architecture for H.264 High Profile Decoder PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 394 - 397