High profile intra prediction architecture for UHD H.264 Decoder

被引:0
|
作者
He X. [1 ]
Zhou D. [1 ]
Zhou J. [1 ]
Goto S. [1 ]
机构
[1] Graduate School of IPS, Waseda University
关键词
Architecture - Decoding - Video signal processing - Forecasting - Engines - Image coding;
D O I
10.2197/ipsjtsldm.3.303
中图分类号
学科分类号
摘要
This paper presents a new architecture for high profile intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can predict any H.264 intra prediction mode within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for 4x4 block prediction loops and the other is used to prepare data for MB loops. It can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles. Comparing with MB pipeline only architecture, it can achieve more than 3.2 times higher throughput with 29.8 K gates cost. The proposed architecture is verified to work at 175 MHz for our UHD Decoder by using TSMC 90 G. © 2010 Information Processing Society of Japan.
引用
收藏
页码:303 / 313
页数:10
相关论文
共 50 条
  • [41] Motion compensation decoder architecture fo H.264/AVC main profile targeting HDTV
    Azevedo, Arnaldo
    Zatt, Bruno
    Agostini, Luciano
    Bampi, Sergio
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 52 - +
  • [42] H.264/AVC baseline profile decoder complexity analysis
    Horowitz, M
    Joch, A
    Kossentini, F
    Hallapuro, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (07) : 704 - 716
  • [43] Simplified NAL Decoder for H.264/AVC Baseline Profile
    Jeong, Kwangrae
    Choi, Jinha
    Kim, Jaeseok
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 556 - 559
  • [44] A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder
    He, Gang
    Zhou, Dajiang
    Zhou, Jinjia
    Zhang, Tianruo
    Goto, Satoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04) : 419 - 427
  • [45] High Throughput VLSI Architecture of a Fast Mode Decision Algorithm for H.264/AVC Intra Prediction
    Zhang, Tianruo
    Li, Shen
    Tian, Guifen
    Ikenaga, Takeshi
    Goto, Satoshi
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1383 - 1387
  • [46] A Multitransform Architecture for H.264/AVC High-Profile Coders
    Hwangbo, Woong
    Kyung, Chong-Min
    IEEE TRANSACTIONS ON MULTIMEDIA, 2010, 12 (03) : 157 - 167
  • [47] Fast-efficient algorithm of high-profile intra prediction for H.264 encoding system
    Hsia, Shih-Chang
    Wong, Wing-Kwong
    Shih, Yen-Hung
    IET IMAGE PROCESSING, 2018, 12 (03) : 329 - 336
  • [48] High performance VLSI implementation for H.264 Inter/Intra prediction
    Alle, Mythri
    Biswas, J.
    Nandy, S. K.
    ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2007, : 37 - +
  • [49] An Area-efficient High-accuracy Prediction-based CABAC Decoder Architecture for H.264/AVC
    Kuo, Ming-Yu
    Li, Yao
    Lee, Chen-Yi
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1960 - 1963
  • [50] An efficient hardware architecture of intra prediction and TQ/IQIT module for H.264 encoder
    Suh, K
    Park, S
    Cho, HJ
    ETRI JOURNAL, 2005, 27 (05) : 511 - 524