DESIGN OF NEW SYMMETRICAL NINE LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES

被引:0
|
作者
Thiyagarajan, Venkatraman [1 ]
Somasundaram, Periasamy [2 ]
机构
[1] SSN Coll Engn, Madras, Tamil Nadu, India
[2] Anna Univ, Madras, Tamil Nadu, India
关键词
Multilevel inverter (MLI); Symmetric; Nine level; Total harmonic distortion (THD); Switching angle; CASCADED MULTILEVEL INVERTER; H-BRIDGE INVERTERS; MINIMUM NUMBER; COMPONENTS; SINGLE; MODULATION; REDUCTION; TOPOLOGY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverter plays an important role in the field of modern power electronics. The objective of this paper is to design and simulate the modified symmetric multilevel inverter topology with reduced number of switches. The proposed inverter topology able to synthesize nine level output voltage during symmetric operation using four de voltage sources and eight main switches. The different methods of calculating the switching angles were discussed in this paper. The MATLAB/Simulink software is used to simulate the proposed inverter. The performance of the proposed nine level inverter is analysed and the corresponding simulation and hardware results are presented in this paper. The experimental results justify the simulated response and the practical feasibility of the proposed nine level inverter topology for use in the field.
引用
收藏
页码:196 / 201
页数:6
相关论文
共 50 条
  • [1] Implementation of SVM to Improve the Performance of A Nine Level Inverter with Reduced Number of Switches
    Sarath, C.
    Antony, Arun
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
  • [2] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches
    Madhav, Leela K.
    Babu, Challa
    Ponnambalam, P.
    Mahapatra, Ashutos
    [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [3] A Single Phase Nine Level Inverter with Reduced Switches
    Nagalakshmi, N.
    Babu, U. Ramesh
    ali, Syed Munvar
    Sudheer, K.
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1483 - 1489
  • [4] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches
    Siddique, Marif Daula
    Mustafa, Asif
    Sarwar, Adil
    Mekhilef, Saad
    Shah, Noraisyah Binti Mohamed
    Seyedamahmousian, Mehdi
    Stojcevski, Alex
    Horan, Ben
    Ogura, Koki
    [J]. 2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [5] New Multi-level Inverter Topology with Reduced Number of Switches
    Singh, Varsha
    Babu, Gubbala V. V. Rajendra
    Singh, V. P.
    [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467
  • [6] Design of Multilevel Inverter with Reduced Number of Switches
    Shimpi, A.
    Sheikh, A.
    Bhil, S.
    [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
  • [7] Design and Development of N-Level Symmetrical Multilevel Inverter Topology with Reduced Switches
    Premkumar, K.
    Shyam, D.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (11)
  • [8] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi, Chettiar Ramachandra
    [J]. European Journal of Electrical Engineering, 2019, 21 (06): : 547 - 552
  • [9] A Novel Seven Level Inverter with Reduced Number Of Switches
    Varna, Megha S.
    Jose, Jenson
    [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 294 - 299
  • [10] A NEW NINE LEVEL SYMMETRICAL INVERTER DERIVED FROM SEVEN LEVEL INVERTER
    Dogga, Saketh
    Kumar, Sumanth A., V
    Umasankar, S.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,