共 50 条
- [1] Implementation of SVM to Improve the Performance of A Nine Level Inverter with Reduced Number of Switches [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
- [2] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
- [3] A Single Phase Nine Level Inverter with Reduced Switches [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1483 - 1489
- [4] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches [J]. 2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
- [5] New Multi-level Inverter Topology with Reduced Number of Switches [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467
- [6] Design of Multilevel Inverter with Reduced Number of Switches [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
- [8] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches [J]. European Journal of Electrical Engineering, 2019, 21 (06): : 547 - 552
- [9] A Novel Seven Level Inverter with Reduced Number Of Switches [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 294 - 299
- [10] A NEW NINE LEVEL SYMMETRICAL INVERTER DERIVED FROM SEVEN LEVEL INVERTER [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,