共 50 条
- [1] DESIGN OF NEW SYMMETRICAL NINE LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES [J]. REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2018, 63 (02): : 196 - 201
- [2] A Single Phase Nine Level PWM Inverter [J]. 2016 BIENNIAL INTERNATIONAL CONFERENCE ON POWER AND ENERGY SYSTEMS: TOWARDS SUSTAINABLE ENERGY (PESTSE), 2016,
- [3] Implementation of SVM to Improve the Performance of A Nine Level Inverter with Reduced Number of Switches [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
- [4] A Single-Phase 5-Level Inverter Topology with Reduced Semiconductor Switches [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
- [5] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
- [7] Multilevel Single Phase Isolated Inverter with Reduced Number of Switches [J]. 2018 7TH INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2018, : 1202 - 1208
- [10] A Nine level Multilevel Inverter With DC Link Switches [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 272 - 276