A Single Phase Nine Level Inverter with Reduced Switches

被引:0
|
作者
Nagalakshmi, N. [1 ]
Babu, U. Ramesh [2 ]
ali, Syed Munvar [2 ]
Sudheer, K. [2 ]
机构
[1] NBKR Inst Sci & Technol, Power Syst, EEE Dept, Nellore, Andhra Pradesh, India
[2] NBKR Inst Sci & Technol, EEE Dept, Nellore, Andhra Pradesh, India
关键词
Multilevel inverter; voltage balance; AC output voltage; Total harmonic distortion (THD);
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a nine level multilevel inverter is proposed. The proposed nine-level inverter generates a nine levels Ac output voltage with the appropriate gate signals design. The topology is a self-voltage balanced across the series connected capacitors. The switching losses and the voltage stresses of power devices can be reduced in the proposed nine-level inverter. The operating principles of proposed inverter are discussed. The proposed multilevel inverter needs a single Dc voltage source with a series connection of four capacitors, three diodes, five acting switches for synthesizing output voltage levels and an H-bridge cell. Thus the proposed nine-level inverter helps in reducing the number of independent de voltage sources and switches. Also the harmonic content in the output voltage is very less when compared conventional topologies. The proposed topology is verified by using MATLAB/Simulink.
引用
收藏
页码:1483 / 1489
页数:7
相关论文
共 50 条
  • [1] DESIGN OF NEW SYMMETRICAL NINE LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES
    Thiyagarajan, Venkatraman
    Somasundaram, Periasamy
    [J]. REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2018, 63 (02): : 196 - 201
  • [2] A Single Phase Nine Level PWM Inverter
    Venugopal, Chippy
    Mathew, Shinosh
    [J]. 2016 BIENNIAL INTERNATIONAL CONFERENCE ON POWER AND ENERGY SYSTEMS: TOWARDS SUSTAINABLE ENERGY (PESTSE), 2016,
  • [3] Implementation of SVM to Improve the Performance of A Nine Level Inverter with Reduced Number of Switches
    Sarath, C.
    Antony, Arun
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
  • [4] A Single-Phase 5-Level Inverter Topology with Reduced Semiconductor Switches
    Ramaiah, V. Jonaki
    Kumar, K. Siva
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [5] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches
    Madhav, Leela K.
    Babu, Challa
    Ponnambalam, P.
    Mahapatra, Ashutos
    [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [6] ASYMMETRICAL VOLTAGE SOURCE BASED THREE-PHASE NINE-LEVEL INVERTER WITH REDUCED POWER SWITCHES
    Selvaperumal, M.
    Kirubakaran, D.
    [J]. JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2019, 14 : 144 - 156
  • [7] Multilevel Single Phase Isolated Inverter with Reduced Number of Switches
    Verdugo, Cristian
    Candela, Jose I.
    Elsaharty, Mohamed A.
    Rodriguez, Pedro
    [J]. 2018 7TH INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2018, : 1202 - 1208
  • [8] Single phase five-level inverter topology with reduced number of switches for PV application
    Selvakumar, K.
    Patel, Parth Dineshkumar
    [J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 2730 - 2736
  • [9] A Single-Phase Switched-Capacitor Nine-Level Inverter With Reduced Capacitance
    Xun, Zhuyu
    Ding, Hongfa
    He, Zhou
    Zhou, Wentao
    Zheng, Yue
    [J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (06) : 7410 - 7421
  • [10] A Nine level Multilevel Inverter With DC Link Switches
    Sruthi, C. K.
    Saritha, P.
    [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 272 - 276