DESIGN OF NEW SYMMETRICAL NINE LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES

被引:0
|
作者
Thiyagarajan, Venkatraman [1 ]
Somasundaram, Periasamy [2 ]
机构
[1] SSN Coll Engn, Madras, Tamil Nadu, India
[2] Anna Univ, Madras, Tamil Nadu, India
关键词
Multilevel inverter (MLI); Symmetric; Nine level; Total harmonic distortion (THD); Switching angle; CASCADED MULTILEVEL INVERTER; H-BRIDGE INVERTERS; MINIMUM NUMBER; COMPONENTS; SINGLE; MODULATION; REDUCTION; TOPOLOGY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverter plays an important role in the field of modern power electronics. The objective of this paper is to design and simulate the modified symmetric multilevel inverter topology with reduced number of switches. The proposed inverter topology able to synthesize nine level output voltage during symmetric operation using four de voltage sources and eight main switches. The different methods of calculating the switching angles were discussed in this paper. The MATLAB/Simulink software is used to simulate the proposed inverter. The performance of the proposed nine level inverter is analysed and the corresponding simulation and hardware results are presented in this paper. The experimental results justify the simulated response and the practical feasibility of the proposed nine level inverter topology for use in the field.
引用
收藏
页码:196 / 201
页数:6
相关论文
共 50 条
  • [21] Simulation Analysis of New Multilevel Inverter with Reduced Number of Switches
    Dhivakar, K.
    Thiyagarajan, V
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 443 - 448
  • [22] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [23] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches
    Prabaharan, N.
    Palanisamy, K.
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [24] Compact symmetrical and asymmetrical multilevel inverter with reduced switches
    Anand, Vishal
    Singh, Varsha
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (08):
  • [25] A new multi-level inverter with reduced number of switches based on modified H-bridge
    Annamalai, T.
    Udhayakumar, K.
    [J]. International Journal of Power Electronics, 2019, 10 (1-2) : 49 - 64
  • [26] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [27] A New Bridgeless Multilevel Inverter Structure with Reduced Number of Power Switches
    Bektas, Enes
    Bayindir, Kamil Cagatay
    Karaca, Hulusi
    [J]. 2017 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2017, : 300 - 304
  • [28] New Single Phase Multilevel Inverter Topology with Reduced Number of Switches
    Malathy, S.
    Ramaprabha, R.
    [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2016, : 139 - 144
  • [29] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
    Hosseini, Seyed Hossein
    Farakhor, Amir
    Haghighian, Saeideh Khadem
    [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
  • [30] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637