Simulation Analysis of New Multilevel Inverter with Reduced Number of Switches

被引：0
|
作者：
Dhivakar, K. [1 ]
Thiyagarajan, V [1 ]
机构：
[1] SSN Coll Engn, Dept EEE, Kalavakkam, India
来源：
2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES) | 2018年
关键词：
Symmetric; Asymmetric; multilevel inverter(MLI); THD; switching angle; REDUCTION;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
In this paper, a inverter topology with reduced number of switches has been proposed. The proposed topology uses six switches and 4 voltage sources. The output voltage of the inverter is a smooth stepped waveform. The number of levels in the waveform depends upon the number of voltage sources and the power electronic switches. There are two configurations in multilevel inverter, namely symmetrical and asymmetrical configuration. The proposed inverter can operate in both symmetric and asymmetrical configuration. In symmetrical configuration 5-level output waveform is achieved while in asymmetrical configuration 7-level output is achieved. Several switching strategies have been adopted to minimize the total harmonic distortion (THD) of the output waveform. The working and performance of the proposed topology is tested with the help of MATLAB software.
引用
收藏
页码：443 / 448
页数：6
相关论文
共 50 条
  • [1] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [2] Multilevel inverter with reduced number of switches
    Koshti, Amol K.
    Thorat, A. R.
    Bhattar, P. C. Tejasvi. L.
    [J]. PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [3] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    [J]. TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
  • [4] Simulation of New Symmetric and. Asymmetric Multilevel Inverter Topology with Reduced Number of Switches
    Thiyagarajan, V.
    Somasundaram, P.
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 315 - 319
  • [5] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [6] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches
    Prabaharan, N.
    Palanisamy, K.
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [7] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [8] Design of Multilevel Inverter with Reduced Number of Switches
    Shimpi, A.
    Sheikh, A.
    Bhil, S.
    [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
  • [9] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
    Hosseini, Seyed Hossein
    Farakhor, Amir
    Haghighian, Saeideh Khadem
    [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
  • [10] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi, Chettiar Ramachandra
    [J]. European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552
12345