DESIGN OF NEW SYMMETRICAL NINE LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES

被引:0
|
作者
Thiyagarajan, Venkatraman [1 ]
Somasundaram, Periasamy [2 ]
机构
[1] SSN Coll Engn, Madras, Tamil Nadu, India
[2] Anna Univ, Madras, Tamil Nadu, India
关键词
Multilevel inverter (MLI); Symmetric; Nine level; Total harmonic distortion (THD); Switching angle; CASCADED MULTILEVEL INVERTER; H-BRIDGE INVERTERS; MINIMUM NUMBER; COMPONENTS; SINGLE; MODULATION; REDUCTION; TOPOLOGY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverter plays an important role in the field of modern power electronics. The objective of this paper is to design and simulate the modified symmetric multilevel inverter topology with reduced number of switches. The proposed inverter topology able to synthesize nine level output voltage during symmetric operation using four de voltage sources and eight main switches. The different methods of calculating the switching angles were discussed in this paper. The MATLAB/Simulink software is used to simulate the proposed inverter. The performance of the proposed nine level inverter is analysed and the corresponding simulation and hardware results are presented in this paper. The experimental results justify the simulated response and the practical feasibility of the proposed nine level inverter topology for use in the field.
引用
收藏
页码:196 / 201
页数:6
相关论文
共 50 条
  • [31] A Nine level Multilevel Inverter With DC Link Switches
    Sruthi, C. K.
    Saritha, P.
    [J]. PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, : 272 - 276
  • [32] Cascaded seven level inverter with reduced number of switches using level shifting PWM technique
    Lakshmi, T. V. V. S.
    George, Noby
    Umashankar, S.
    Kothari, D. P.
    [J]. 2013 INTERNATIONAL CONFERENCE ON POWER, ENERGY AND CONTROL (ICPEC), 2013, : 676 - 680
  • [33] A Novel Reduced Switches Nine-Level Inverter Applicable in Aircraft Ground Power Unit
    Ebrahimi, Reza
    Kojabadi, Hossein Madadi
    Kaleybar, Hamed Jafari
    [J]. IEEE OPEN JOURNAL OF POWER ELECTRONICS, 2024, 5 : 1162 - 1171
  • [34] Design and simulation of cascaded and hybrid multilevel inverter with reduced number of semiconductor switches
    Pradhan, Ajoya Kumar
    Kar, Sanjeeb Kumar
    Mohanty, Mahendra Kumar
    Behra, Navneet
    [J]. INTERNATIONAL JOURNAL OF AMBIENT ENERGY, 2021, 42 (08) : 950 - 960
  • [35] Design and Validation of a Single Phase Multilevel Inverter Utilizing Reduced Switches Number
    Ali, Ahmed I. M.
    Mohamed, Essam E. M.
    Sayed, Mahmoud A.
    Saeed, Mahmoud S. R.
    Azmy, Ahmed M.
    [J]. 2018 TWENTIETH INTERNATIONAL MIDDLE EAST POWER SYSTEMS CONFERENCE (MEPCON), 2018, : 974 - 979
  • [36] Symmetrical and Asymmetrical Multilevel Inverter using Less Number of switches
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinayasagar
    Mishra, Rabi Narayan
    [J]. TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1032 - 1036
  • [37] New Cost Effective Cascaded Twenty One Level Asymmetrical Inverter with reduced number of switches and DC sources
    Thombre, Nakul
    Rawat, Ratika Singh
    Rana, Priyanka
    Umashankar, S.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [38] A New Single Phase 21 Level Inverter Topology with Reduced Number of Switches and Sources for Renewable Energy Applications
    Islam, Md. Tariqul
    Islam, Md. Shahidul
    Bairagi, Arnob Kumar
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 560 - 564
  • [39] A Level Dependent Source Concoction Multilevel Inverter Topology with a Reduced Number of Power Switches
    Jose, S. Edwin
    Titus, S.
    [J]. JOURNAL OF POWER ELECTRONICS, 2016, 16 (04) : 1316 - 1323
  • [40] A New Cross Switched Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Kamaldeep
    Kumar, Jagdish
    [J]. 2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,