A New Cross Switched Cascaded Multilevel Inverter Topology with Reduced Number of Switches

被引:0
|
作者
Kamaldeep [1 ]
Kumar, Jagdish [1 ]
机构
[1] PEC Univ Technol, Elect Engn Dept, Chandigarh, India
关键词
Asymmetric multilevel inverter; crossover switch; fundamental switching; topology;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For clean and economical energy, renewable energy resources are widely used for providing electric supply to the consumers. But renewable resources produce dc supply, so multilevel inverters are required for conversion from dc to ac supply as the output voltage generated by multilevel inverters contain less harmonics as compared to conventional two level inverters. In this paper, a new asymmetrical multilevel inverter topology is proposed which generates the maximum output voltage using cross over switches. This topology requires less number of voltage sources, power electronic switches and driver circuits as compared to the conventional multilevel inverter topologies. In addition, proposed topology utilise the dc voltage sources amplitude in such a way so that all the possible levels will be generated in output voltage. The performance and operation of the proposed topology is verified using simulation in MATLAB environment. Various waveform and simulation results are presented to validate the performance of proposed topology.
引用
下载
收藏
页数:6
相关论文
共 50 条
  • [1] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
    Hosseini, Seyed Hossein
    Farakhor, Amir
    Haghighian, Saeideh Khadem
    2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
  • [2] New cascaded multilevel inverter topology with minimum number of switches
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) : 2761 - 2767
  • [3] New Grid-tied Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Sajedi, Shahab
    Basu, Malabika
    Farrell, Michael
    2017 52ND INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2017,
  • [4] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [5] A Switched-Diode Topology for Cascaded Multilevel Converters with Reduced Number of Switches
    Sarebanzadeh, Maryam
    Hosseinzadeh, Mohammad Ali
    Garcia, Cristian
    Babaei, Ebrahim
    Rodriguez, Jose
    Kennel, Ralph
    2022 IEEE 13TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2022,
  • [6] A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches
    Mohamad, A. Syukri
    Mariun, Norman
    Sulaiman, Nasri
    Radzi, M. Amran M.
    2014 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2014, : 164 - 169
  • [7] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [8] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [9] A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches
    Ibrahim, S. A. Ahamed
    Anbalagan, P.
    Sathik, M. A. Jagabar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (04)
  • [10] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi C.R.
    European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552