A New Cross Switched Cascaded Multilevel Inverter Topology with Reduced Number of Switches

被引:0
|
作者
Kamaldeep [1 ]
Kumar, Jagdish [1 ]
机构
[1] PEC Univ Technol, Elect Engn Dept, Chandigarh, India
关键词
Asymmetric multilevel inverter; crossover switch; fundamental switching; topology;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For clean and economical energy, renewable energy resources are widely used for providing electric supply to the consumers. But renewable resources produce dc supply, so multilevel inverters are required for conversion from dc to ac supply as the output voltage generated by multilevel inverters contain less harmonics as compared to conventional two level inverters. In this paper, a new asymmetrical multilevel inverter topology is proposed which generates the maximum output voltage using cross over switches. This topology requires less number of voltage sources, power electronic switches and driver circuits as compared to the conventional multilevel inverter topologies. In addition, proposed topology utilise the dc voltage sources amplitude in such a way so that all the possible levels will be generated in output voltage. The performance and operation of the proposed topology is verified using simulation in MATLAB environment. Various waveform and simulation results are presented to validate the performance of proposed topology.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Simulation of New Symmetric and. Asymmetric Multilevel Inverter Topology with Reduced Number of Switches
    Thiyagarajan, V.
    Somasundaram, P.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 315 - 319
  • [32] New Multilevel Inverter Topology with reduced number of Switches using Advanced Modulation Strategies
    Rao, S. Nagaraja
    Kumar, D. V. Ashok
    Babu, Ch Sai
    2013 INTERNATIONAL CONFERENCE ON POWER, ENERGY AND CONTROL (ICPEC), 2013, : 693 - 699
  • [33] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [34] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches
    Reddy, Kelam Bala Muralidhar
    Pattnaik, Swapnajit
    2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
  • [35] Multilevel inverter with reduced number of switches
    Koshti, Amol K.
    Thorat, A. R.
    Bhattar, P. C. Tejasvi. L.
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [36] Cascaded Half-Bridge Multilevel Inverter with Reduced Number of Power Switches
    Jahan, Hossein Khoun
    Shotorbani, Amin Mohammadpour
    Abapour, Mehdi
    Zare, Kazem
    Blaabjerg, Frede
    Yang, Yongheng
    2018 IEEE 4TH SOUTHERN POWER ELECTRONICS CONFERENCE (SPEC), 2018,
  • [37] Performance Verification of Symmetric hybridized Cascaded Multilevel Inverter with reduced number of Switches
    Dhanamjayulu, C.
    Meikandasivam, S.
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [38] Design and simulation of cascaded and hybrid multilevel inverter with reduced number of semiconductor switches
    Pradhan, Ajoya Kumar
    Kar, Sanjeeb Kumar
    Mohanty, Mahendra Kumar
    Behra, Navneet
    INTERNATIONAL JOURNAL OF AMBIENT ENERGY, 2021, 42 (08) : 950 - 960
  • [39] A Developed Single Phase Cascaded Multilevel Inverter with Reduced Number of Power Switches
    Wale, Sarala S.
    Patil, Sunil K.
    PROCEEDINGS OF THE 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES (ICECCT), 2017,
  • [40] Single-source cascaded transformers multilevel inverter with reduced number of switches
    Banaei, M. R.
    Khounjahan, H.
    Salary, E.
    IET POWER ELECTRONICS, 2012, 5 (09) : 1748 - 1753