New Multilevel Inverter Topology with reduced number of Switches using Advanced Modulation Strategies

被引:0
|
作者
Rao, S. Nagaraja [1 ]
Kumar, D. V. Ashok [1 ]
Babu, Ch Sai [1 ]
机构
[1] RGMCET, Dept EEE, Nandyal, India
关键词
Cascaded H - bridge; multilevel dc link inverter; Pulse width modulation; Total Harmonic Distortion;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper presents a new class of three phase seven level inverter based on a multilevel DC link (MLDCL) and a bridge inverter to reduce the number of switches. There are 3 types of multilevel inverters named as diode clamped multilevel inverter, flying capacitor multilevel inverter and cascaded multilevel inverter. Compared to diode clamped & flying capacitor type multilevel inverters cascaded H-bridge multilevel inverter requires least no. of components to achieve same no of voltage levels and optimized circuit layout is possible because each level have same structure and there is no extra clamping diodes or capacitors. However as the number of voltage levels m grows the number of active switches increases according to 2x(m-1) for the cascaded H-bridge multilevel inverters. Compared with the existing type of cascaded H-bridge multilevel inverter, the proposed MLDCL inverters can significantly reduce the switch count as well as the number of gate drivers as the number of voltage levels increases. For a given number of voltage levels, the required number of active switches is 2 (m-1) for the existing multilevel inverters, but it is m+3 for the MLDCL inverters. The output of proposed MLDCL is synthesized as the staircase wave, whose characteristics are nearer to a desired sinusoidal output. The proposed MLDCL inverter topologies can have enhanced performance by implementing the pulse width modulation (PWM) techniques. This paper also presents the most relevant control and modulation methods by a new reference/carrier based PWM scheme for MLDCL inverter and comparing the performance of the proposed scheme with that of the existing cascaded H-bridge multilevel inverter. Finally, the simulation results are included to verify the effectiveness of the both topologies in multilevel inverter configuration and validate the proposed theory. A hardware set up was developed for a single-phase 7-level D.C. Link inverter topology using constant pulses.
引用
收藏
页码:693 / 699
页数:7
相关论文
共 50 条
  • [1] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [2] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [3] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [4] New Single Phase Multilevel Inverter Topology with Reduced Number of Switches
    Malathy, S.
    Ramaprabha, R.
    [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2016, : 139 - 144
  • [5] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
    Hosseini, Seyed Hossein
    Farakhor, Amir
    Haghighian, Saeideh Khadem
    [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
  • [6] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
  • [7] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [8] A New Topology of Multilevel Inverter with Reduced Number of Switches and Increased Efficiency
    Sukanya, V
    Mukundan, Nirmal C. M.
    Jayaprakash, P.
    Asokan, O., V
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [9] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    [J]. INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [10] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    [J]. TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54