Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches

被引:0
|
作者
Ahmed, Rokan Ali [1 ]
Mekhilef, Saad [1 ]
Ping, Hew Wooi [1 ]
机构
[1] Univ Malaya, Dept Elect Engn, Kuala Lumpur 50603, Malaysia
关键词
Symmetrical Multilevel Inverter; Peak Inverse Voltage (PIV); Total Harmonic Distortion (THD); Voltage Drop; SYNCHRONOUS SERIES COMPENSATOR; MINIMUM NUMBER; VECTOR CONTROL; VOLTAGE; PWM; IMPLEMENTATION; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new asymmetrical multilevel inverter topology with reduced number of power switches is introduced in this paper. The installation area, voltage standing on each switch, converter cost and losses are also taken into consideration in this design. Further, operating principles and switching functions are analyzed. A comparative study between the new design and conventional inverters is also conducted to highlight the advantages of the proposed topology. Simulation results are provided for seven level of the asymmetrical multilevel inverter. A prototype of the designed inverter is manufactured and experimental results are realized. Copyright (C) 2012 Praise Worthy Prize S.r.l. - All rights reserved.
引用
收藏
页码:4761 / 4767
页数:7
相关论文
共 50 条
  • [1] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [2] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [3] Novel Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches for Photovoltaic Applications
    Mudadla, Dhananjaya
    Sandeep, N.
    Rao, G. Rama
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY, INFORMATION AND COMMUNICATION (ICCPEIC), 2015, : 123 - 128
  • [4] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [5] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches
    Siddique, Marif Daula
    Mustafa, Asif
    Sarwar, Adil
    Mekhilef, Saad
    Shah, Noraisyah Binti Mohamed
    Seyedamahmousian, Mehdi
    Stojcevski, Alex
    Horan, Ben
    Ogura, Koki
    [J]. 2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [6] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    [J]. 2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [7] Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Acid
    Memon, Mudasir Ahmad
    Seyedmahmoudian, Mehdi
    Horan, Ben
    Stojcevski, Alex
    Ogura, Koki
    Rawa, Muhyaddin
    Bassi, Hussain
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [8] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
  • [9] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [10] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    [J]. TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54