Substrate noise-aware floorplanning for mixed-signal SOCs

被引：0

作者：

Jeske, M ^{[1
]}

Blakiewicz, G ^{[1
]}

Chrzanowska-Jeske, M ^{[1
]}

Wang, B ^{[1
]}

机构：

[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

To reduce substrate-coupling noise in mixed-signal SOCs, we propose a new floorplanning method that considers substrate-coupling noise and adjusts placement of digital and analog blocks to reduce the influence of digital switching on the performance of sensitive analog circuits. A simple model of the influence of distance between blocks on distortion is used to compute a distortion number for a layout. As a result of noise optimization during floorplanning, the distortion numbers for MCNC benchmark-based circuits are significantly reduced compared to floorplans generated without optimizing for noise. Experimental results are very encouraging.

引用

页码：445 / 448

页数：4

共 50 条

[1] Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs
Cho, Minsik
Shin, Hongjoong
Pan, David Z.
[J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 765 - 770
[2] Digital block modeling and substrate noise aware floorplanning for mixed signal SOCs
Kao, William H.
Dong, Xiaopeng
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1935 - 1938
[3] Substrate noise optimization in early floorplanning for mixed signal SOCs
Blakiewicz, G
Jeske, M
Chrzanowska-Jeske, M
[J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 301 - 304
[4] Noise-aware design for ESD reliability in mixed-signal integrated circuits
Lee, JS
Huh, YJ
Bendix, P
Kan, SM
[J]. 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 437 - 441
[5] Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs
Cho, Minsik
Pan, David Z.
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (12) : 1713 - 1717
[6] Fast Substrate Noise Driven Floorplanning for Mixed-Signal Circuits Considering Symmetry Constraints
Liu, Jiayi
Dong, Sheqin
Hong, Xianlong
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2329 - 2332
[7] Calibration based methods for substrate modeling and noise analysis for mixed-signal SoCs
Debnath, Sankar P.
Kumar, Ganesh P.
Jairam, S.
[J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 887 - +
[8] Substrate noise coupling in mixed-signal ICs
Mahin, MM
Yuan, JS
Whittakar, A
Chian, M
Ports, K
[J]. PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 166 - 169
[9] Noise-aware buffer planning for interconnect-driven floorplanning
Li, SM
Cherng, YH
Chang, YW
[J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 423 - 426
[10] Interconnect-Driven Floorplanning with Noise-Aware Buffer Planning
Li, Katherine Shu-Min
Ho, Yingchieh
Chen, Liang-Bi
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2467 - 2474

← 1 2 3 4 5 →