Substrate noise-aware floorplanning for mixed-signal SOCs

被引：0

作者：

Jeske, M ^{[1
]}

Blakiewicz, G ^{[1
]}

Chrzanowska-Jeske, M ^{[1
]}

Wang, B ^{[1
]}

机构：

[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

To reduce substrate-coupling noise in mixed-signal SOCs, we propose a new floorplanning method that considers substrate-coupling noise and adjusts placement of digital and analog blocks to reduce the influence of digital switching on the performance of sensitive analog circuits. A simple model of the influence of distance between blocks on distortion is used to compute a distortion number for a layout. As a result of noise optimization during floorplanning, the distortion numbers for MCNC benchmark-based circuits are significantly reduced compared to floorplans generated without optimizing for noise. Experimental results are very encouraging.

引用

页码：445 / 448

页数：4

共 50 条

[31] Placement of substrate contacts to minimize substrate noise in mixed-signal integrated circuits
Secareanu, RM
Warner, S
Seabridge, S
Burke, C
Watrobski, TE
Morton, C
Staub, W
Tellier, T
Friedman, EG
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 28 (03) : 253 - 264
[32] Placement of Substrate Contacts to Minimize Substrate Noise in Mixed-Signal Integrated Circuits
Radu M. Secareanu
Scott Warner
Scott Seabridge
Cathie Burke
Thomas E. Watrobski
Christopher Morton
William Staub
Thomas Tellier
Eby G. Friedman
[J]. Analog Integrated Circuits and Signal Processing, 2001, 28 : 253 - 264
[33] Convergent SOCs challenge mixed-signal test
Vana, T
Blair, D
[J]. EE-EVALUATION ENGINEERING, 2003, 42 (01): : 24 - +
[34] Efficient simulatlon and validation for mixed-signal SOCs
Twomey, Jerry
[J]. EDN, 2007, 52 (07) : 65 - +
[35] An integrated DFT solution for mixed-signal SOCs
Banerjee, Shibaji
Mukhopadhyay, Debdeep
Rao, C. V. Guru
Chowdhury, Dipanwita Roy
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (07) : 1368 - 1377
[36] Practices in testing of mixed-signal and RF SoCs
Abdennadher, S
Shaikh, SA
[J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 467 - 467
[37] Mixed-signal ASIC noise
Falcon, CB
[J]. ELECTRONIC ENGINEERING DESIGN, 2002, 74 (906): : 21 - +
[38] Modeling of Substrate Coupling Noise in Lightly Doped Mixed-Signal ICs
Wang, Yongsheng
Liu, Shanshan
Li, Fang
Lai, Fengchang
Yu, Mingyan
[J]. 2012 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM), 2012, : 482 - 485
[39] Substrate noise issues in mixed-signal chip designs using spice
Singh, R
Sali, S
[J]. INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC COMPATIBILITY, 1997, (445): : 108 - 112
[40] Efficient modelling of substrate noise and coupling in mixed-signal SPICE designs
Singh, R
Sali, S
[J]. ELECTRONICS LETTERS, 1997, 33 (07) : 590 - 592

← 1 2 3 4 5 →