共 50 条
- [2] Test planning for mixed-signal SOCs with wrapped analog cores [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 50 - 55
- [5] Retargeting of mixed-signal blocks for SoCs [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 772 - 773
- [6] Fast Validation of Mixed-Signal SoCs [J]. IEEE Open Journal of the Solid-State Circuits Society, 2021, 1 : 184 - 195
- [8] TAM optimization for mixed-signal SOCs using analog test wrappers [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 95 - 99
- [9] A flexible design methodology for analog test wrappers in mixed-signal SOCs [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 137 - 142